Optical I/O technology for tera-scale computing

The microprocessor architecture transition from multi-core to many-core will drive increased chip-to-chip I/O bandwidth demands at processor/memory interfaces and in multi-processor systems. Future architectures will require bandwidths of 200GB/s to 1.0TB/s and will bring about the era of tera-scale computing. To meet these bandwidth demands, traditional electrical interconnect techniques require increases in circuit complexity and costlier materials. However, without lower loss electrical interconnects, this method of increasing I/O bandwidth in electrical links eventually comes at the cost of reducing interconnect link length, reducing signal integrity or increasing power consumption. Optical interconnect with its terahertz bandwidth, low loss, and low cross-talk has been proposed to replace electrical interconnect between chips [1]. This paper describes results for both near and long-term chip-to-chip optical interconnect architectures.

[1]  E. Mohammed,et al.  Optical Interconnect System Integration for Ultra-Short-Reach Applications , 2004 .

[2]  Jeremy Witzens,et al.  A 40-Gb/s QSFP Optoelectronic Transceiver in a 0.13μm CMOS Silicon-on-Insulator Technology , 2008, OFC/NFOEC 2008 - 2008 Conference on Optical Fiber Communication/National Fiber Optic Engineers Conference.

[3]  T. Anan,et al.  High-speed 1.1-μm-range InGaAs VCSELs , 2008, OFC/NFOEC 2008 - 2008 Conference on Optical Fiber Communication/National Fiber Optic Engineers Conference.

[4]  A. Chandrakasan,et al.  18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[5]  N. Kurd,et al.  Next generation Intel® micro-architecture (Nehalem) clocking architecture , 2008, 2008 IEEE Symposium on VLSI Circuits.

[6]  H.S. Muthali,et al.  A CMOS 10-gb/s SONET transceiver , 2004, IEEE Journal of Solid-State Circuits.

[7]  A. Murthy,et al.  A 90 nm communication technology featuring SiGe HBT transistors, RF CMOS, precision R-L-C RF elements and 1 /spl mu/m2 6-T SRAM cell , 2002, Digest. International Electron Devices Meeting,.

[8]  Samuel Palermo,et al.  Optical hybrid package with an 8-channel 18GT/s CMOS transceiver for chip-to-chip optical interconnect , 2008, SPIE OPTO.

[9]  A. Rylyakov,et al.  A low power 10 Gb/s serial link transmitter in 90-nm CMOS , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..

[10]  Jingdong Luo,et al.  Electro-optic polymer cladding ring resonator modulators. , 2008, Optics express.

[11]  M.R. Reshotko,et al.  Waveguide coupled Ge-on-oxide photodetectors for integrated optical links , 2008, 2008 5th IEEE International Conference on Group IV Photonics.

[12]  Christopher Batten,et al.  Building Manycore Processor-to-DRAM Networks with Monolithic Silicon Photonics , 2008, 2008 16th IEEE Symposium on High Performance Interconnects.

[13]  Jingdong Luo,et al.  Exceptional electro-optic properties through molecular design and controlled self-assembly , 2005, SPIE Optics + Photonics.

[14]  V. Gupta,et al.  A 6.25-Gb/s binary transceiver in 0.13-/spl mu/m CMOS for serial data transmission across high loss legacy backplane channels , 2005, IEEE Journal of Solid-State Circuits.

[15]  Alexander V. Rylyakov,et al.  A ≪5mW/Gb/s/link, 16×10Gb/s Bi-Directional Single-Chip CMOS Optical Transceiver for Board-Level Optical Interconnects , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[17]  Michal Lipson,et al.  Polysilicon photonic resonators for large-scale 3D integration of optical networks. , 2007, Optics express.

[18]  Henning Braunisch,et al.  Optical I/O technology for digital VLSI , 2004, SPIE OPTO.

[19]  H. Fetterman,et al.  Demonstration of 110 GHz electro-optic polymer modulators , 1997 .

[20]  J.E. Jaussi,et al.  Modeling and Analysis of High-Speed I/O Links , 2009, IEEE Transactions on Advanced Packaging.

[21]  Xuguang Zhang,et al.  A Scalable 3.6-to-5.2mW 5-to-10Gb/s 4-tap DFE in 32nm CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[22]  Austin V. Harton,et al.  Spatially independent VCSEL models for the simulation of diffusive turn-off transients , 1999 .