Design of Silicon Photonic Interconnect ICs in 65-nm CMOS Technology

This paper describes a design methodology for CMOS silicon photonic interconnect ICs according to CMOS technology scaling. As the CMOS process is scaled, the endurable voltage stress and the intrinsic gain of the CMOS devices are reduced; therefore, a design of the highswing transmitter and high-gain receiver required at the silicon photonic interface becomes much more challenging. In this paper, a triple-stacked Mach-Zehnder modulator driver and an inverter-based transimpedance amplifier with inductive feedback are proposed, and the robustness of the proposed designs is verified through Monte Carlo analyses. The prototype ICs are fabricated using a 65-nm CMOS technology. The transmitter exhibits a 6 Vpp output swing, 98-mW power consumption, and 0.04-mm2 active area at 10 Gb/s. The receiver was verified with a commercial photodetector, and it exhibits a 78-dBΩ gain, 25.3-mW power consumption, and 0.18-mm2 active area at 20 Gb/s.

[1]  Xi Chen,et al.  Reliability-Aware Design Flow for Silicon Photonics On-Chip Interconnect , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  A.F.J. Levi,et al.  Optical interconnects in systems , 2000, Proceedings of the IEEE.

[3]  Kyu-Sang Park,et al.  A 10-Gb/s optical receiver front-end with 5-mW transimpedance amplifier , 2010, 2010 IEEE Asian Solid-State Circuits Conference.

[4]  Deog-Kyoon Jeong,et al.  A 26.5 Gb/s optical receiver with all-digital clock and data recovery in 65nm CMOS process , 2014, 2014 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[5]  R P Giddings,et al.  Real-time experimental demonstration of low-cost VCSEL intensity-modulated 11.25 Gb/s optical OFDM signal transmission over 25 km PON systems. , 2011, Optics express.

[6]  Wei-Zen Chen,et al.  A 20-Gb/s optical receiver with integrated photo detector in 40-nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[7]  Sung Min Park,et al.  A packaged low-noise high-speed regulated cascode transimpedance amplifier using a 0.6µm N-well CMOS technology , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[8]  Alexander V. Rylyakov,et al.  Optical receivers using DFE-IIR equalization , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Deog-Kyoon Jeong,et al.  A 0.36 pJ/bit, 12.5 Gb/s forwarded-clock receiver with a sample swapping scheme and a half-bit delay line , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[10]  Chih-Chang Lin,et al.  8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  Deog-Kyoon Jeong,et al.  A 10-Gb/s 6-Vpp differential modulator driver in 65-nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  M. Paniccia,et al.  A high-speed silicon optical modulator based on a metal–oxide–semiconductor capacitor , 2004, Nature.

[13]  Kyungock Kim,et al.  A 20-Gb/s 1.27pJ/b low-power optical receiver front-end in 65nm CMOS , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[14]  Joohwa Kim,et al.  A 40-Gb/s Optical Transceiver Front-End in 45 nm SOI CMOS , 2012, IEEE Journal of Solid-State Circuits.

[15]  Binhao Wang,et al.  Silicon Photonic Transceiver Circuits With Microring Resonator Bias-Based Wavelength Stabilization in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.

[16]  E. Towe,et al.  Scanning the issue - Special issue on optical interconnections for digital systems , 2000, Proc. IEEE.

[17]  Jiho Joo,et al.  Compact-sized high-modulation-efficiency silicon Mach-Zehnder modulator based on a vertically dipped depletion junction phase shifter for chip-level integration. , 2014, Optics letters.

[18]  Kyung-Hoae Koo,et al.  Performance comparison between copper, carbon nanotube, and optical interconnects , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[19]  Samuel Palermo,et al.  26.5 An 8-to-16Gb/s 0.65-to-1.05pJ/b 2-tap impedance-modulated voltage-mode transmitter with fast power-state transitioning in 65nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[20]  D. Kucharski,et al.  A Fully Integrated 20-Gb/s Optoelectronic Transceiver Implemented in a Standard 0.13- $\mu{\hbox {m}}$ CMOS SOI Technology , 2006, IEEE Journal of Solid-State Circuits.

[21]  Quan Pan,et al.  A 41-mW 30-Gb/s CMOS optical receiver with digitally-tunable cascaded equalization , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[22]  Day-Uei Li,et al.  10-Gb/s modulator drivers with local feedback networks , 2006, IEEE Journal of Solid-State Circuits.

[23]  Ashok V. Krishnamoorthy,et al.  Computer Systems Based on Silicon Photonic Interconnects A proposed supercomputer-on-a-chip with optical interconnections between processing elements will require development of new lower-energy optical components and new circuit architectures that match electrical datapaths to complementary optical , 2009 .

[24]  Pavan Kumar Hanumolu,et al.  A 5 Gb/s Energy-Efficient Voltage-Mode Transmitter Using Time-Based De-Emphasis , 2014, IEEE Journal of Solid-State Circuits.

[25]  Xin Fu,et al.  Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  F. Ellinger,et al.  A low-power 20-GHz 52-dB/spl Omega/ transimpedance amplifier in 80-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[27]  Zaineb Al-Qazwini,et al.  1.5-$\mu{\rm m}$ 10-Gb/s VCSEL Link for Optical Access Applications , 2013, IEEE Photonics Technology Letters.

[28]  Alexander V. Rylyakov,et al.  25Gb/s 3.6pJ/b and 15Gb/s 1.37pJ/b VCSEL-based optical links in 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[29]  Azita Emami-Neyestanak,et al.  A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication , 2013, IEEE Journal of Solid-State Circuits.

[30]  Jen-Ming Wu,et al.  20-Gb/s CMOS EA/MZ Modulator Driver With Intrinsic Parasitic Feedback Network , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  M. Adams,et al.  Measurement of Temperature-Dependent Relaxation Oscillation Frequency and Linewidth Enhancement Factor of a 1550 nm VCSEL , 2013, IEEE Journal of Quantum Electronics.

[32]  Jri Lee,et al.  4×25 Gb/s Transceiver With Optical Front-end for 100 GbE System in 65 nm CMOS Technology , 2015, IEEE Journal of Solid-State Circuits.

[33]  Horst Zimmermann,et al.  Optical Receiver Using Noise Cancelling With an Integrated Photodiode in 40 nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[34]  James E. Jaussi,et al.  A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[35]  Juthika Basak,et al.  40 Gbit/s silicon optical modulator for highspeed applications , 2007 .

[36]  Dan Song,et al.  A Fully Integrated 4 $\times$ 10-Gb/s DWDM Optoelectronic Transceiver Implemented in a Standard 0.13 $\mu{\hbox {m}}$ CMOS SOI Technology , 2006, IEEE Journal of Solid-State Circuits.

[37]  Ashok V. Krishnamoorthy,et al.  10-Gbps, 5.3-mW Optical Transmitter and Receiver Circuits in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[38]  B. Razavi,et al.  A 622 Mb/s 4.5 pA//spl radic/Hz CMOS transimpedance amplifier [for optical receiver front-end] , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[39]  Deog-Kyoon Jeong,et al.  A power-efficient 600-mVpp voltage-mode driver with independently matched pull-up and pull-down impedances , 2015, Int. J. Circuit Theory Appl..

[40]  Yi Zhao,et al.  A 10 Gb/s, 6 V p-p , Digitally Controlled, Differential Distributed Amplifier MZM Driver , 2014, IEEE Journal of Solid-State Circuits.