论文信息 - Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)

Novel Three Dimensional (3D) NAND Flash Memory Array Having Tied Bit-line and Ground Select Transistor (TiGer)

In this paper, a three dimensional (3D) NAND flash memory array having Tied Bit-line and Ground Select Transistor (TiGer) is investigated. Bit-lines are stacked in the vertical direction to increase the memory density without the device size scaling. To distinguish stacked bit-lines, a novel operation scheme is introduced instead of adding supplementary control gates. The stacked layers are selected by using ground select line (GSL) and common source line (CSL). Device structure and fabrication process are described. Operation scheme and simulation results for program inhibition are also discussed. Keyword 3 dimensional NAND flash memory, operation scheme, program inhibition.

[1] Luca Crippa,et al. Inside NAND Flash Memories , 2010 .

[2] Hideaki Aochi. BiCS Flash as a Future 3D Non-Volatile Memory Technology for Ultra High Density Storage Devices , 2009, 2009 IEEE International Memory Workshop.

[3] Y. Iwata,et al. Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[4] Y. Fukuzumi,et al. Disturbless flash memory due to high boost efficiency on BiCS structure and optimal memory film stack for ultra high density storage device , 2008, 2008 IEEE International Electron Devices Meeting.

[5] S. Lai,et al. Non-volatile memory technologies: The quest for ever lower cost , 2008, 2008 IEEE International Electron Devices Meeting.

[6] Donggun Park,et al. Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory , 2008, 2008 Symposium on VLSI Technology.