论文信息 - Signal integrity analysis and optimization of VLSI interconnects using neural network models

Signal integrity analysis and optimization of VLSI interconnects using neural network models

Signal integrity issues such as delay and crosstalk are important in designing high-speed printed circuits boards and multichip modules. A complete signal integrity analysis and optimization require repeated simulation of distributed networks which can be very CPU intensive. In this paper an efficient approach is presented using neural network models to describe the signal integrity behaviour of a distributed network. The model is used to formulate a signal integrity optimization problem, replacing exact circuit simulations. This approach has been used in analysis and yield optimization of high-speed VLSI interconnects and is much faster than the standard optimization.<<ETX>>

Michel S. Nakhla | Qi-Jun Zhang

[1] John W. Bandler,et al. Circuit optimization: the state of the art , 1988 .

[2] M. Nakhla,et al. Time-domain analysis of lossy coupled transmission lines , 1990 .

[3] Qi-Jun Zhang,et al. Minimization of delay and crosstalk in high-speed VLSI interconnects , 1992 .

[4] Richard M. M. Chen,et al. An efficient tolerance design procedure for yield maximization using optimization techniques and neural network , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[5] Stephen W. Director,et al. A new methodology for the design centering of IC fabrication processes , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6] M. Nakhla,et al. A frequency domain approach to performance optimization of high-speed VLSI interconnects , 1992 .

[7] Qi-Jun Zhang,et al. Yield analysis and optimization of VLSI interconnects in multichip modules , 1993, Proceedings 1993 IEEE Multi-Chip Module Conference MCMC-93.