A 32 Kbs on-chip memory with high port-multiplicity (5 reads and 2 writes) for effective implementation of shared memory systems
暂无分享,去创建一个
In this paper, we discuss the design of a multi-port SRAM which is an essential component in a shared memory system. Proposed is an area efficient memory cell structure which is better in cell stability and more immune to cross-talk noise. Some special circuit techniques are employed in order to accommodate the high capacity (32 Kbs) and the high number of ports (5R and 2W) required by the application. The 7-port memory is implemented in a 0.25 /spl mu/m CMOS technology. Analyses prove that 200 MHz high speed operation, low peak power and complex read-write access functionality are achieved. The authors also show that such a design can be easily extended and adapted to other shared memory systems.
[1] H.J. Mattausch. Hierarchical N-port memory architecture based on 1-port memory cells , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.
[2] Yukihiro Fujimoto,et al. A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .
[3] Hiroshi Kuwahara,et al. Shared buffer memory switch for an ATM exchange , 1993, IEEE Trans. Commun..