A 333 ps/800 MHz 7 K-gate bipolar macrocell array employing 4 level metallization

An ECL100K-compatible, bipolar, subnanosecond macrocell array has been developed. A new macrocell structure is proposed, using a 2-/spl mu/m design rule and four-level metallization SST-2 process. A basic macrocell consisting of 10 transistors and 12 resistors is formed by the stretched Pt-Si patterns for the electrodes of base and resistor. The basic circuit structure is a two-level series-gated ECL circuit with emitter-follower output. The high performance of the 333 ps/cell and an 800-MHz toggle frequency of a master-slave flip-flop were achieved using a 0.2-mA switching current. The gate count of the chip is equivalent to 6.8 to 8.3K gates.

[1]  T. Nakashima,et al.  10 ns 8x8 multiplier LSI using super self-aligned process technology , 1983, IEEE Journal of Solid-State Circuits.

[2]  Tsuneta Sudo.  Integrated DA System for Custom VLSI Design , 1982, 1982 Symposium on VLSI Technology. Digest of Technical Papers.

[3]  Y. Yamamoto,et al.  A 3-ns 1-kbit RAM using super self-aligned process technology , 1981, IEEE Journal of Solid-State Circuits.

[4]  R. J. Widlar,et al.  New developments in IC voltage regulators , 1970 .

[5]  A.S. Bass.  A 2500 gate bipolar macrocell array with 250 ps gate delay , 1982, IEEE Journal of Solid-State Circuits.

[6]  H. H. Muller,et al.  Fully-compensated emitter-coupled logic , 1973 .

[7]  S. Brenner,et al.  A 10,000 gate bipolar VLSI masterslice utilizing four levels of metal , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  H. Schettler,et al.  A study on bipolar VLSI gate-arrays assuming four layers of metal , 1982, IEEE Journal of Solid-State Circuits.