Zero crossing DPLL based phase recovery system and its application in wireless communication

Proper tracking of signals at any intermediate stage of a processing system or at the receiver of modern day communication systems has been given much importance over the last two decades. Proper tracking of the signal envelope is evidently very necessary; for communication systems, to recover the message signal that was transmitted with minimum error whereas for signal processing applications, to regenerate the signal in its most precise form by removing unwanted noise, harmonics, undesired frequency components etc. To develop a system which would be able to track a wide range of signals accurately, a generalized parameter should be available to us which would define all signals accurately. The `instantaneous phase' information of the signal is kept intact and thus it is a very vital parameter to represent any signal. Thus, if the instantaneous phase of the signal is properly tracked, the signal can be easily regenerated. In recent times, DPLL algorithms have emerged as an efficient technique for phase recovery and considering this aspect, a Zero Crossing Algorithm based DPLL system for phase recovery is proposed.

[1]  Kandarpa Kumar Sarma,et al.  A Digital Phase Locked Loop based Signal and Symbol Recovery System for Wireless Channel , 2015 .

[2]  Milenio B. Duric,et al.  Combined Fourier and Zero Crossing Technique for Frequency Measurement in Power Networks in the Presence of Harmonics , 2005 .

[3]  Peter F. Driessen,et al.  Zero-crossing DPLL bit synchronizer with pattern jitter compensation , 1991, IEEE Trans. Commun..

[4]  Saleh R. Al-Araji,et al.  Linearized Phase Detector Zero Crossing DPLL Performance Evaluation in Faded Mobile Channels , 2011, Circuits Syst..

[5]  Jri Lee,et al.  A 75-GHz Phase-Locked Loop in 90-nm CMOS Technology , 2008, IEEE Journal of Solid-State Circuits.

[6]  Kaustubh Bhattacharyya,et al.  Zero crossing algorithm based phase recovery for DPLL based wireless communication , 2015, International Conference on Computing, Communication & Automation.

[7]  Peter F. Driessen.  DPLL bit synchronizer with rapid acquisition using adaptive Kalman filtering techniques , 1994, IEEE Trans. Commun..

[8]  Kandarpa Kumar Sarma,et al.  DIGITAL PHASE LOCKED LOOP BASED CARRIER RECOVERY SYSTEM FOR RAYLEIGH AND RICIAN CHANNELS , 2012 .

[9]  Kaustubh Bhattacharyya,et al.  MUX-based design of DPLL for wireless communication , 2014, International Conference on Information Communication and Embedded Systems (ICICES2014).

[10]  A. Telba.  Low Jitter Circuits in Digital System using Phase Locked Loop , 2022 .

[11]  Sithamparanathan Kandeepan,et al.  Frequency tracking and acquisition with a four-quadrant arctan phase detector based digital phase locked loop , 2003, Fourth International Conference on Information, Communications and Signal Processing, 2003 and the Fourth Pacific Rim Conference on Multimedia. Proceedings of the 2003 Joint.

[12]  Pieter J. Mosterman,et al.  Zero-Crossing Location and Detection Algorithms For Hybrid System Simulation , 2008 .

[13]  F. P. Dawson,et al.  Phase synchronization using zero crossing sampling digital phase-locked loop , 2002, Proceedings of the Power Conversion Conference-Osaka 2002 (Cat. No.02TH8579).

[14]  Kandarpa Kumar Sarma,et al.  A Digital Phase Locked Loop based System for Nakagami -m fading Channel Model , 2012 .