A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue
暂无分享,去创建一个
[1] Y. Arai,et al. A CMOS time to digital converter VLSI for high-energy physics , 1988, Symposium 1988 on VLSI Circuits.
[2] P. Dudek,et al. A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.
[3] D. J. Kinniment,et al. Time difference amplifier , 2002 .
[4] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[5] F. Zappa,et al. Monolithic time-to-digital converter with 20ps resolution , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).
[6] Gordon Russell,et al. Design of sub-10-picoseconds on-chip time measurement circuit , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.
[7] K. Karadamoglou,et al. An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.
[8] R.B. Staszewski,et al. TDC-based frequency synthesizer for wireless applications , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.
[9] K. Nose,et al. A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[10] J. Kostamovaara,et al. A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.
[11] Poras T. Balsara,et al. 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.
[12] K. Nechvíle. The High Resolution , 2005 .