A 21-Gb/s 87-mW transceiver with FFE/DFE/linear equalizer in 65-nm CMOS technology

This paper presents an ultra low-power transceiver for 20-Gb/s backplane communications. Incorporating half-rate, power-saving transmitter and full-rate, high-speed receiver with 2-stage equalization, this work achieves 21 Gb/s with BER≪10−12 over a 40-cm (16-inch) regular FR4 channel, while consuming a total power of only 87 mW from a 1.2-V supply.

[1]  R. Gu,et al.  A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[2]  Gu-Yeon Wei,et al.  An adaptive PAM-4 5-Gb/s backplane transceiver in 0.25-/spl mu/m CMOS , 2003 .

[3]  T. Lee,et al.  A 0.3-/spl mu/m CMOS 8-Gb/s 4-PAM serial link transceiver , 2000, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[4]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Dao-Long Chen,et al.  A 1.25 Gb/s, 460 mW CMOS transceiver for serial data communication , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  Takashi Masuda,et al.  A 250mW Full-Rate 10Gb/s Transceiver Core in 90nm CMOS Using a Tri-State Binary PD with 100ps Gated Digital Output , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  Frank O'Mahony,et al.  A 20Gb/s Embedded Clock Transceiver in 90nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  S. Dabral,et al.  Power/Performance/Channel Length Tradeoffs in 1.6 to 9.6Gbps I/O Links in 90nm CMOS for Server, Desktop, and Mobile Applications , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[9]  S. Gowda,et al.  A 10-Gb/s 5-Tap DFE/4-Tap FFE Transceiver in 90-nm CMOS Technology , 2006, IEEE Journal of Solid-State Circuits.

[10]  J. Stonick,et al.  A 0.6 to 9.6Gb/s binary backplane transceiver core in 0.13/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[11]  Ahmad Bahai,et al.  A 10Gb/s Equalizer with Decision Feedback for High Speed Serial Links , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  Jri Lee,et al.  Study of Subharmonically Injection-Locked PLLs , 2009, IEEE Journal of Solid-State Circuits.

[13]  James E. Jaussi,et al.  A Scalable 5–15 Gbps, 14–75 mW Low-Power I/O Transceiver in 65 nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[14]  Jri Lee,et al.  Design and Comparison of Three 20-Gb/s Backplane Transceivers for Duobinary, PAM4, and NRZ Data , 2008, IEEE Journal of Solid-State Circuits.

[15]  Horowitz,et al.  A 0.6/spl mu/m CMOS 4Gb/s Transceiver With Data Recovery Using Oversampling , 1997, Symposium 1997 on VLSI Circuits.

[16]  N. Krishnapura,et al.  A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[17]  R. Mooney,et al.  A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS , 2007, 2007 IEEE Symposium on VLSI Circuits.

[18]  Jri Lee,et al.  Subharmonically injection-locked PLLs for ultra-low-noise clock generation , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[19]  Chih-Kong Ken Yang,et al.  A Serial-Link Transceiver with Transition Equalization , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.