PEWs: a decentralized dynamic scheduler for ILP processing
暂无分享,去创建一个
[1] James E. Smith. Decoupled access/execute architectures , 1982, ISCA 1982.
[2] Gary Gibson,et al. The Metaflow architecture , 1991, IEEE Micro.
[3] Harry Dwyer,et al. An out-of-order superscalar processor with speculative execution and fast, precise interrupts , 1992, MICRO 25.
[4] Yale N. Patt,et al. Hardware Support For Large Atomic Units in Dynamically Scheduled Machines , 1988, [1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture - MICRO '21.
[5] Yale N. Patt,et al. Critical issues regarding HPS, a high performance microarchitecture , 1985, MICRO 18.
[6] Manoj Franklin,et al. The multiscalar architecture , 1993 .
[7] Gurindar S. Sohi,et al. Instruction issue logic for high-performance, interruptable pipelined processors , 1987, ISCA '98.
[8] Gary S. Tyson,et al. MISC: a Multiple Instruction Stream Computer , 1992, MICRO 1992.
[9] J. E. Thornton,et al. Parallel operation in the control data 6600 , 1964, AFIPS '64 (Fall, part II).
[10] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .