Design of Area Optimised, Energy Efficient Quaternary Circuits Using CNTFETs
暂无分享,去创建一个
[1] Keivan Navi,et al. Ultra-low-power carbon nanotube FET-based quaternary logic gates , 2016 .
[2] Chetan Vudadha,et al. Design of High-Speed and Power-Efficient Ternary Prefix Adders Using CNFETs , 2018, IEEE Transactions on Nanotechnology.
[3] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[4] Keivan Navi,et al. Design and analysis of carbon nanotube FET based quaternary full adders , 2016, Frontiers of Information Technology & Electronic Engineering.
[5] L. Carro,et al. A novel Voltage-mode CMOS quaternary logic design , 2006, IEEE Transactions on Electron Devices.
[6] Keivan Navi,et al. Design and Evaluation of CNFET-Based Quaternary Circuits , 2012, Circuits, Systems, and Signal Processing.
[7] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[8] K. Sridharan,et al. Low-Complexity Multiternary Digit Multiplier Design in CNTFET Technology , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Chetan Vudadha,et al. Encoder-Based Optimization of CNFET-Based Ternary Logic Circuits , 2018, IEEE Transactions on Nanotechnology.
[10] Fabrizio Lombardi,et al. Design and Evaluation of Multiple Valued Logic Gates Using Pseudo N-Type Carbon Nanotube FETs , 2014, IEEE Transactions on Nanotechnology.
[11] K. Roy,et al. Carbon-nanotube-based voltage-mode multiple-valued logic design , 2005, IEEE Transactions on Nanotechnology.
[12] Ali Bohlooli,et al. Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits , 2016, Microelectron. J..