An asynchronous low latency ordered arbiter for network on chips

To improve two shortcomings of traditional arbiters, large arbitration latency and limited correctness, this paper proposes a low latency ordered arbiter. Through arranging input requests arbitrated at the same stage, correctness of the arbiter can be guaranteed, also the strict first come first service (FCFS) can be realized, so as to improve the quality of service (QoS) of the on chip router. The proposed ordered arbiter is implemented based on BPTM 65nm CMOS technology. Results demonstrate this ordered arbiter has significant improvement on arbitration delay, and the area overheads are nearly the same as traditional ones. The proposed ordered arbiter can apply to network on chips which have QoS demand and high speed applications.