Diagnosing Resistive Open Faults Using Small Delay Fault Simulation

Modern high performance, high density integrated circuits use a very large number of metal layers, necessitating the need to deal with the problem of resistive open defects. Resistive opens often manifest as and are modeled as small delay faults. Furthermore, in deep sub-micron technologies, it is known that the additional delay of a line with resistive open fault is not only a function of the resistant of the faulty line but it is also dependent on the signal transition(s) on its adjacent lines. In this paper, we propose an efficient simulation method to simulate small delay faults and we use this simulator to diagnose resistive open faults. The fault simulator developed by us simulates all delay faults for one signal line simultaneously. This information is then used to deduce the candidate faulty lines in two steps. Experimental results for ISCAS'89 benchmark circuits show that by using the method proposed by us the faulty lines can be identified correctly in most cases.

[1]  Hiroshi Takahashi,et al.  Timing-Aware Diagnosis for Small Delay Defects , 2007, 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2007).

[2]  Camelia Hora,et al.  Diagnosis of Full Open Defects in Interconnecting Lines , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[3]  Ruifeng Guo,et al.  Diagnostic test generation for small delay defect diagnosis , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[4]  Li Liu,et al.  Small Delay Fault Simulation for Sequential Circuits , 2009, 2009 15th IEEE Pacific Rim International Symposium on Dependable Computing.

[5]  Masaki Hashizume,et al.  A method for diagnosing resistive open faults with considering adjacent lines , 2010, 2010 10th International Symposium on Communications and Information Technologies.

[6]  H. Takahashi,et al.  Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines , 2007, 16th Asian Test Symposium (ATS 2007).

[7]  I. Pomeranz,et al.  On testing of interconnect open defects in combinational logic circuits with stems of large fanout , 2002, Proceedings. International Test Conference.

[8]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[9]  Bernd Becker,et al.  A Simulator of Small-Delay Faults Caused by Resistive-Open Defects , 2008, 2008 13th European Test Symposium.

[10]  Masahiro Takakura,et al.  A persistent diagnostic technique for unstable defects , 2002, Proceedings. International Test Conference.

[11]  Daniel Arumí,et al.  Experimental Characterization of CMOS Interconnect Open Defects , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Spyros Tragoudas,et al.  Diagnosis of small delay defects arising due to manufacturing imperfections using path delay measurements , 2013, International Symposium on Quality Electronic Design (ISQED).

[13]  Cecilia Metra,et al.  Testing Resistive Opens and Bridging Faults Through Pulse Propagation , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Sudhakar M. Reddy,et al.  Interconnect open defect diagnosis with minimal physical information , 2007, 2007 IEEE International Test Conference.

[15]  Edward J. McCluskey,et al.  Diagnosis of resistive-open and stuck-open defects in digital CMOS ICs , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[16]  Teruhiko Yamada,et al.  A simple technique for locating gate-level faults in combinational circuits , 1995, Proceedings of the Fourth Asian Test Symposium.