Design of low power ALU using 8T FA and PTL based MUX circuits

In this paper we proposed an ALU using Novel 8T full adder and Pass transistor logic based multiplexers. A 4×1 and a 2×1 multiplexer were used to design an ALU. Full adder is an essential component for designing all types of processors like digital signal processors (DSP), microprocessors etc. In existing method full adder and multiplexers were designed using transmission gate logic. To reduce the number of transistors multiplexers were designed using pass transistor logic and the full adder is designed using 8 transistors. Full adder is designed using 8 transistor logic and multiplexers were designed using pass transistor logic and this is used in the implementation of ALU. In the implementation of ALU, the power and the area were greatly reduced to more than 70% compared to the existing method.

[1]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1995 .

[2]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[3]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[4]  Wu-Shiung Feng,et al.  New efficient designs for XOR and XNOR functions on the transistor level , 1994, IEEE J. Solid State Circuits.

[5]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[6]  Lizy Kurian John,et al.  A novel low power energy recovery full adder cell , 1999, Proceedings Ninth Great Lakes Symposium on VLSI.

[7]  S. Ramamurthy,et al.  Low Power Digital VLSI Design Circuits and Systems , 2014 .

[8]  Makoto Suzuki,et al.  A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .

[9]  Rameshwar Rao,et al.  AREA optimized low power arithmetic and logic unit , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[10]  Kluwer academic publishers acquires ESCOM science publishers , 1997 .

[11]  Shih-Wei Sun,et al.  Limitation of CMOS supply-voltage scaling by MOSFET threshold-voltage variation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[12]  Yuke Wang,et al.  Design and analysis of 10-transistor full adders using novel XOR-XNOR gates , 2000, WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000.

[13]  Yingtao Jiang,et al.  Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates , 2002 .

[14]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[15]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.