Minimal area sizing of power and ground nets for VLSI circuits