Co-Simulation of Networked Embedded System: Verification Approach

The paper gives an extension to the existing approach to hardware/software codesign of embedded systems by including the missed out network element commonly seen in the today's embedded systems. The approach tries to provide a verification platform for networked embedded system. Virtual system modeling of networks & their interaction with hardware-software is the key issue in the heterogeneous co-simulation of networked embedded system.