论文信息 - A VLSI chip set for a multiprocessor workstation. II. A memory management unit and cache controller

A VLSI chip set for a multiprocessor workstation. II. A memory management unit and cache controller

For pt.I see ibid., vol.24, no.6, p.1688-98 (1989). The authors describe a memory management unit and a cache controller (MMU/CC) for a 40-70-MIPS multiprocessor workstation. The MMU/CC implements a novel memory management scheme, in-cache address translation, which does not require a translation lookaside buffer. It also implements a snooping bus protocol to maintain data consistency across all caches in the system. The chip is implemented in a 1.6- mu m double-layer-metal CMOS technology and is being used in a multiprocessor workstation (SPUR) successfully executing a UNIX-like network-based operating system called Sprite as well as many applications, including LISP programs. >

[1] Norman P. Jouppi,et al. Hardware/software tradeoffs for increased performance , 1982, ASPLOS I.

[2] George Radin,et al. The 801 minicomputer , 1982, ASPLOS I.

[3] David A. Wood,et al. An in-cache address translation mechanism , 1986, ISCA '86.

[4] James R. Larus,et al. Design Decisions in SPUR , 1986, Computer.

[5] Miroslav Pechoucek,et al. Anomalous Response Times of Input Synchronizers , 1976, IEEE Transactions on Computers.

[6] Randy H. Katz,et al. Design of PLL-based clock generation circuits , 1987 .

[7] Walter S. Scott,et al. The Magic VLSI Layout System , 1985 .

[8] Chris Rowen,et al. A CMOS RISC Processor with Integrated System Functions , 1986, COMPCON.

[9] Randy H. Katz,et al. Implementing a cache consistency protocol , 1985, ISCA 1985.