Towards Reverse Engineering Reversible Logic

Reversible logic has two main properties. First, the number of inputs is equal to the number of outputs. Second, it implements a one-to-one mapping; i.e., one can reconstruct the inputs from the outputs. These properties enable its applications in building quantum computing architectures. In this paper, we study reverse engineering of reversible logic circuits, including reverse engineering of non-reversible functions embedded into reversible circuits. We propose the number of embeddings of non-reversible functions into a reversible circuit as the security metric for reverse engineering. We analyze the security benefits of automatic synthesis of reversible circuits. We use our proposed security metric to show that the functional synthesis approaches yield reversible circuits that are more resilient to reverse engineering than the structural synthesis approaches. Finally, we propose scrambling of the inputs and outputs of a reversible circuit to thwart reverse engineering.

[1]  Robert Wille,et al.  Automatic design of low-power encoders using reversible circuit synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[2]  Dick James,et al.  The State-of-the-Art in IC Reverse Engineering , 2009, CHES.

[3]  Ramesh Karri,et al.  On Improving the Security of Logic Locking , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Gerhard W. Dueck,et al.  Reversible cascades with minimal garbage , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Gerhard W. Dueck,et al.  A Fast Symbolic Transformation Based Algorithm for Reversible Logic Synthesis , 2016, RC.

[6]  Robert Wille,et al.  RevVis: Visualization of Structures and Properties in Reversible Circuits , 2014, RC.

[7]  Jeyavijayan Rajendran,et al.  VLSI testing based security metric for IC camouflaging , 2013, 2013 IEEE International Test Conference (ITC).

[8]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[9]  Gerhard W. Dueck,et al.  Quantum Circuit Simplification and Level Compaction , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Jeyavijayan Rajendran,et al.  Fault Analysis-Based Logic Encryption , 2015, IEEE Transactions on Computers.

[11]  Farinaz Koushanfar,et al.  A Survey of Hardware Trojan Taxonomy and Detection , 2010, IEEE Design & Test of Computers.

[12]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[13]  Robert Wille,et al.  Synthesis of Quantum Circuits for Dedicated Physical Machine Descriptions , 2015, RC.

[14]  Robert Wille,et al.  Embedding of Large Boolean Functions for Reversible Logic , 2014, ACM J. Emerg. Technol. Comput. Syst..

[15]  Robert Wille,et al.  Taking one-to-one mappings for granted: Advanced logic design of encoder circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[16]  Robert Wille,et al.  Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[17]  Robert Wille,et al.  Make it reversible: Efficient embedding of non-reversible functions , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[18]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[19]  Jarrod A. Roy,et al.  Ending Piracy of Integrated Circuits , 2010, Computer.

[20]  Robert Wille,et al.  Synthesis of reversible circuits with minimal lines for large functions , 2012, 17th Asia and South Pacific Design Automation Conference.

[21]  M. Pecht,et al.  Bogus: electronic manufacturing and consumers confront a rising tide of counterfeit electronics , 2006, IEEE Spectrum.

[22]  Robert Wille,et al.  Synthesis of approximate coders for on-chip interconnects using reversible logic , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[23]  Robert Wille,et al.  RevLib: An Online Resource for Reversible Functions and Reversible Circuits , 2008, 38th International Symposium on Multiple Valued Logic (ismvl 2008).

[24]  R Cuykendall,et al.  Reversible optical computing circuits. , 1987, Optics letters.

[25]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.

[26]  Rolf Drechsler,et al.  Ancilla-free synthesis of large reversible functions using binary decision diagrams , 2016, J. Symb. Comput..

[27]  Robert Wille,et al.  Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[28]  Barenco,et al.  Elementary gates for quantum computation. , 1995, Physical review. A, Atomic, molecular, and optical physics.

[29]  Robert Wille,et al.  BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[30]  William C. Athas,et al.  Reversible logic issues in adiabatic CMOS , 1994, Proceedings Workshop on Physics and Computation. PhysComp '94.

[31]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[32]  M. Thornton,et al.  ESOP-based Toffoli Gate Cascade Generation , 2007, 2007 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.

[33]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.