A novel trace-pipelined binary arithmetic coder architecture for JPEG2000
暂无分享,去创建一个
[1] Zheng Nanning,et al. Design of high speed arithmetic encoder [image coding applications] , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[2] Magdy A. Bayoumi,et al. A Three-Level Parallel High-Speed Low-Power Architecture for EBCOT of JPEG 2000 , 2006, IEEE Transactions on Circuits and Systems for Video Technology.
[3] Fang Wang,et al. An efficient accelerating architecture for tier-1 coding in JPEG2000 , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..
[4] Chen-Yi Lee,et al. A high throughput context-based adaptive arithmetic codec for JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).
[5] Chih-Hsien Hsia,et al. High-speed EBCOT with dual context-modeling coding architecture for JPEG2000 , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[6] Takao Onoye,et al. High-speed implementation of JBIG arithmetic coder , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).
[7] Michael W. Marcellin,et al. JPEG2000 for digital cinema , 2006, 2006 IEEE International Symposium on Circuits and Systems.
[8] Liang-Gee Chen,et al. Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000 , 2003, IEEE Trans. Circuits Syst. Video Technol..
[9] Yizhen Zhang,et al. Performance Analysis and Architecture Design for Parallel EBCOT Encoder of JPEG2000 , 2007, IEEE Transactions on Circuits and Systems for Video Technology.