A novel trace-pipelined binary arithmetic coder architecture for JPEG2000

Embedded block coding with optimized truncation (EBCOT) employed in the JPEG2000 standard accounts for the majority of the processing time, because the EBCOT is full of bit operations that cannot be implemented efficiently in software. The block coder consists of a bit-plane coder (BPC) followed by a binary arithmetic coder (BAC), where the most up-to-date BPC architectures are capable of producing symbols at a much higher rate than the conventional BACs can handle. This paper proposes a novel pipelined BAC architecture that can encode input symbols at a much higher rate than the conventional BAC architectures. The proposed architecture can significantly reduce the critical path delay and can achieve a throughput of 400 M symbols/sec. The critical path delay synthesized with 0.18-µm CMOS technology is 2.42 ns, which is almost half of the delay taken in conventional BAC architectures.

[1]  Zheng Nanning,et al.  Design of high speed arithmetic encoder [image coding applications] , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[2]  Magdy A. Bayoumi,et al.  A Three-Level Parallel High-Speed Low-Power Architecture for EBCOT of JPEG 2000 , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[3]  Fang Wang,et al.  An efficient accelerating architecture for tier-1 coding in JPEG2000 , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[4]  Chen-Yi Lee,et al.  A high throughput context-based adaptive arithmetic codec for JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Chih-Hsien Hsia,et al.  High-speed EBCOT with dual context-modeling coding architecture for JPEG2000 , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Takao Onoye,et al.  High-speed implementation of JBIG arithmetic coder , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).

[7]  Michael W. Marcellin,et al.  JPEG2000 for digital cinema , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[8]  Liang-Gee Chen,et al.  Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000 , 2003, IEEE Trans. Circuits Syst. Video Technol..

[9]  Yizhen Zhang,et al.  Performance Analysis and Architecture Design for Parallel EBCOT Encoder of JPEG2000 , 2007, IEEE Transactions on Circuits and Systems for Video Technology.