Noise generation and coupling mechanisms in deep-submicron ICs

On-chip noise generation and coupling is an important issue in deep-submicron technologies. Advanced IC technology faces new challenges to ensure function and performance integrity. Selecting adequate test techniques depends on the circuit, its implementation, and the possible physical failures and parasitic coupling models. This new demand for test technology practices precipitated the investigation of dl/dt and dV/dt noise generation and propagation mechanisms.

[1]  Melvin A. Breuer,et al.  Test generation in VLSI circuits for crosstalk noise , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[2]  Kwang-Ting Cheng,et al.  Vector generation for power supply noise estimation and verification of deep submicron designs , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Xavier Aragones,et al.  Experimental comparison of substrate noise coupling using different wafer types , 1999 .

[4]  Raminderpal Singh.  Principles of Substrate Crosstalk Generation in CMOS Circuits , 2002 .

[5]  J. Briaire,et al.  Principles of Substrate Crosstalk Generation in , 2000 .

[6]  Kwang-Ting Cheng,et al.  Delay testing considering power supply noise effects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[7]  Sujit Dey,et al.  Fault modeling and simulation for crosstalk in system-on-chip interconnects , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[8]  Melvin A. Breuer,et al.  Test generation for ground bounce in internal logic circuitry , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[9]  Antonio Rubio,et al.  Spurious signals in digital CMOS VLSI circuits: a propagation analysis , 1992 .

[10]  M. Roca,et al.  Detectability of spurious signals with limited propagation in combinational circuits , 1994, Proceedings of IEEE 3rd Asian Test Symposium (ATS).