Performance Directed Synthesis

Figure 7.1 shows a typical section of an LUT architecture. The interconnections to realize the circuit are programmed using scarce wiring resources provided on the chip. There are three kinds of interconnect resources: 1. long lines: run across the chip; mainly used for clocks and global signals.