Low power heterogeneous 3D Networks-on-Chip architectures
暂无分享,去创建一个
[1] Chita R. Das,et al. A novel dimensionally-decomposed router for on-chip communication in 3D architectures , 2007, ISCA '07.
[2] Nikil Dutt,et al. On-Chip Communication Architectures: System on Chip Interconnect , 2008 .
[3] Partha Pratim Pande,et al. Timing analysis of network on chip architectures for MP-SoC platforms , 2005, Microelectron. J..
[4] Luca Benini,et al. SunFloor 3D: A tool for Networks On Chip topology synthesis for 3D systems on chips , 2009, DATE.
[5] C. Nicopoulos,et al. Design and Management of 3D Chip Multiprocessors Using Network-in-Memory , 2006, ISCA 2006.
[6] L. Benini,et al. Analysis of power consumption on switch fabrics in network routers , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[7] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[8] Luca Benini,et al. Supporting vertical links for 3D networks-on-chip: toward an automated design and analysis flow , 2007, Nano-Net.
[9] William J. Dally,et al. Research Challenges for On-Chip Interconnection Networks , 2007, IEEE Micro.
[10] Radu Marculescu,et al. Energy- and performance-aware mapping for regular NoC architectures , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Hannu Tenhunen,et al. A study of Through Silicon Via impact to 3D Network-on-Chip design , 2010, 2010 International Conference on Electronics and Information Engineering.
[12] Haytham Elmiligi,et al. Networks-on-Chips: Theory and Practice , 2009 .
[13] Natalie D. Enright Jerger,et al. Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[14] Payman Zarkesh-Ha,et al. Impact of three-dimensional architectures on interconnects in gigascale integration , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[15] Luca Benini,et al. Networks on chips - technology and tools , 2006, The Morgan Kaufmann series in systems on silicon.
[16] Eric Beyne,et al. Impact of 3D design choices on manufacturing cost , 2009, 2009 IEEE International Conference on 3D System Integration.
[17] Bart Swinnen,et al. 3D System Integration Technologies , 2007, ICICDT 2007.