Design of high-speed high-precision voltage-mode MAX-MIN circuits with low area and low power consumption

In this paper, a new structure of Voltage-Mode MAX-MIN circuit is presented for fuzzy applications, neural network and etc. A differential pair with improved cascode current mirror is used to choose the desired input. The advantages of the proposed structure are high operating frequency, High precision, low power consumption, low area and simple expansion for multiple inputs by adding only three transistors for each extra input. The proposed circuit which is simulated by HSPICE in 0.35μm CMOS process shows the total power consumption of 85μw in 5MHz operating frequency. Also, the total area of the proposed circuit is about 420μm2 for two input voltages, and would be negligibly increased for each extra input.

[1]  Volnei A. Pedroni,et al.  Output stage based high-resolution min/max and rank-order filters , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.

[2]  Ramon G. Carvajal,et al.  High-speed high-precision min/max circuits in CMOS technology , 2000 .

[3]  I. E. Opris Rail-to-rail multiple-input min/max circuit , 1998 .

[4]  Abdollah Khoei,et al.  High Speed High Precision Voltage-Mode MAX and MIN Circuits , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[5]  Abdollah Khoei,et al.  High Speed High Precision voltage-Mode Max and Min Circuits , 2007, J. Circuits Syst. Comput..

[6]  Iluminada Baturone,et al.  MULTI-INPUT VOLTAGE AND CURRENT-MODE MIN/MAX CIRCUITS , 1994 .

[7]  Abdollah Khoei,et al.  Design of Analog Current-Mode Loser-Take-All Circuit , 2006, IEICE Trans. Electron..

[8]  Ying-Wei Jan,et al.  A voltage based winner takes all circuit for analog neural networks , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[9]  R. Perfetti «Winner-take-all» circuit for neurocomputing applications , 1990 .

[10]  Patrick K. Simpson,et al.  Fuzzy min-max neural networks - Part 2: Clustering , 1993, IEEE Trans. Fuzzy Syst..