论文信息 - A third-order current-mode continuous-time /spl Sigma//spl Delta/ modulator

A third-order current-mode continuous-time /spl Sigma//spl Delta/ modulator

In this paper, the design procedure for a third-order continuous-time /spl Sigma//spl Delta/ modulator with RZ feedback is described. The circuit is realized using continuous-time current-mode integrators and DACs with switched-current sources. A design method to find the minimum biasing current required to achieve the desired dynamic range is presented. With a sampling frequency of 25.6 MHz, the circuit is expected to achieve 84 dB of dynamic range for a 100 kHz bandwidth input signal. The circuit operates from a power supply of 1.7 V and consumes 7.4 mW in a 0.35 /spl mu/m CMOS process.

[1] Richard C. Jaeger,et al. A high-speed clamped bit-line current-mode sense amplifier , 1991 .

[2] Van Der Zwan. A 0.2-mW CMOS ΣΔ modulator for speech coding with 80 dB dynamic range , 1996 .

[3] K. W. Cattermole. Theory and Application of the Z-Transform Method , 1965 .

[4] Patrick Loumeau,et al. A current-mode continuous-time /spl Sigma//spl Delta/ modulator with delayed return-to-zero feedback , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[5] William Martin Snelgrove,et al. A 950-MHz IF second-order integrated LC bandpass delta-sigma modulator , 1998 .

[6] E.J. van der Zwan,et al. A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[7] D. J. Allstot,et al. Low-power CMOS continuous-time filters , 1996 .