A High Precision Output Impedance Calibration Technique for SST Transmitter

This paper presents a high precision output impedance calibration technique for source-series terminated (SST) transmitter. Unlike the conventional impedance calibration technique using a digital m...

[1]  Vazgen Melikyan,et al.  Pull-up/pull-down line impedance matching methodology for high speed transmitters , 2014, 2014 IEEE International Conference on IC Design & Technology.

[2]  Weixin Gai,et al.  Swing-programmable SST transmitter with power-efficient de-emphasis , 2015 .

[3]  Shuai Chen,et al.  A novel SST transmitter with mutually decoupled impedance self-calibration and equalization , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[4]  Oh-Kyong Kwon,et al.  A Low-Power Two-Tap Voltage-Mode Transmitter With Precisely Matched Output Impedance Using an Embedded Calibration Circuit , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[5]  Amr Amin Hafez,et al.  A 3.8 mW/Gbps Quad-Channel 8.5–13 Gbps Serial Link With a 5 Tap DFE and a 4 Tap Transmit FFE in 28 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[6]  Zhihua Wang,et al.  A 70 mW 25 Gb/s Quarter-Rate SerDes Transmitter and Receiver Chipset With 40 dB of Equalization in 65 nm CMOS Technology , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  S. M. Rezaul Hasan.  A Novel Low-voltage CMOS Variable Gain amplifier with Gain-Independent Input Impedance Matching for DTV Tuning Applications , 2009, J. Circuits Syst. Comput..

[8]  Chen Shuai,et al.  A low-power high-swing voltage-mode transmitter , 2012 .

[9]  Thomas Toifl,et al.  A T-Coil-Enhanced 8.5 Gb/s High-Swing SST Transmitter in 65 nm Bulk CMOS With $≪ -$16 dB Return Loss Over 10 GHz Bandwidth , 2008, IEEE Journal of Solid-State Circuits.