Properties Coverification for HW/SW Systems

The coverification of a given HW/SW system consists of checking whether the implementation of the software and hardware parts and their integration fulfill or not some or all the specification requirements of this system. In the case of a distributed model, the SW and HW system blocks are described respectively by HLL (High Level Language) and HDL (Hardware Description Language) codes. When dealing with a unified model, both SW and HW components are implemented in the same language such as Java. In this paper, we propose a tool that allows designers to specify the properties of their systems in CPL (Coverification Properties description Language), and performs the coverification by simulation. The engine of this tool is implemented using the Java programming language and is mainly based on the management of threads.

[1]  Thomas W. Albrecht,et al.  HW/SW CoVerification performance estimation and benchmark for a 24 embedded RISC core design , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[2]  Luciano Lavagno,et al.  Embedded System Codesign: Synthesis and Verification , 1995 .

[3]  Sofiène Tahar,et al.  Multithreading-based Coverification Technique of HW/SW Systems , 1999, PDPTA.

[4]  Giovanni De Micheli,et al.  Synthesis and simulation of digital systems containing interacting hardware and software components , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[5]  E. Hunnell,et al.  Coverification goes from cutting edge to mainstream , 1998 .

[6]  Herman Schmit,et al.  A Model and Methodology for Hardware-Software Codesign , 1993, IEEE Des. Test Comput..

[7]  Ahmed Amine Jerraya,et al.  Automatic generation of interfaces for distributed C-VHDL cosimulation of embedded systems: an industrial experience , 1996, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype.