Algorithm-based low-power and high-performance multimedia signal processing

Low power and high performance are the two most important criteria for many signal-processing system designs, particularly in real-time multimedia applications. There have been many approaches to achieve these two design goals at many different implementation levels ranging from very-large-scale-integration fabrication technology to system design. We review the works that have been done at various levels and focus on the algorithm-based approaches for low-power and high-performance design of signal processing systems. We present the concept of multirate computing that originates from filterbank design, then show how to employ it along with the other algorithmic methods to develop low-power and high-performance signal processing systems. The proposed multirate design methodology is systematic and applicable to many problems. We demonstrate that multirate computing is a powerful tool at the algorithmic level that enables designers to achieve either significant power reduction or high throughput depending on their choice. Design examples on basic multimedia processing blocks such as filtering, source coding, and channel coding are given. A digital signal-processing engine that is an adaptive reconfigurable architecture is also derived from the common features of our approach. Such an architecture forms a new generation of high-performance embedded signal processor based on the adaptive computing model. The goal of this paper is to demonstrate the flexibility and effectiveness of algorithm-based approaches and to show that the multirate approach is an effective and systematic design methodology to achieve low-power and high throughput signal processing at the algorithmic and architectural level.

[1]  James D. Johnston,et al.  A filter family designed for use in quadrature mirror filter banks , 1980, ICASSP.

[2]  Javier D. Bruguera,et al.  High-performance VLSI architecture for the Viterbi algorithm , 1997, IEEE Trans. Commun..

[3]  Sang Uk Lee,et al.  On the fixed-point-error analysis of several fast DCT algorithms , 1993, IEEE Trans. Circuits Syst. Video Technol..

[4]  J. Shynk Frequency-domain and multirate adaptive filtering , 1992, IEEE Signal Processing Magazine.

[5]  Shoab Ahmed Khan,et al.  System Partitioning of MCMs for Low Power , 1995, IEEE Des. Test Comput..

[6]  K. J. Ray Liu,et al.  Systolic block Householder transformation for RLS algorithm with two-level pipelined implementation , 1992, IEEE Trans. Signal Process..

[7]  Zachary J. Lemnios,et al.  Low-power electronics , 1994, IEEE Design & Test of Computers.

[8]  T. Meng,et al.  Arbitrarily high sampling rate adaptive filters , 1987, IEEE Trans. Acoust. Speech Signal Process..

[9]  Gerhard Fettweis,et al.  A CMOS IC for Gb/s Viterbi decoding: system design and VLSI implementation , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Nam Ik Cho,et al.  DCT algorithms for VLSI parallel implementations , 1990, IEEE Trans. Acoust. Speech Signal Process..

[11]  K. R. Rao,et al.  Techniques and Standards for Image, Video, and Audio Coding , 1996 .

[12]  K. J. Ray Liu,et al.  System architecture of an adaptive reconfigurable DSP computing engine , 1998, IEEE Trans. Circuits Syst. Video Technol..

[13]  J. Bibb Cain,et al.  Punctured convolutional codes of rate (n-1)/n and simplified maximum likelihood decoding (Corresp.) , 1979, IEEE Trans. Inf. Theory.

[14]  G. M. Blair Designing low-power digital CMOS , 1994 .

[15]  Gunnar Karlsson,et al.  Asynchronous transfer of video , 1996, IEEE Commun. Mag..

[16]  Bing Zeng,et al.  A new three-step search algorithm for block motion estimation , 1994, IEEE Trans. Circuits Syst. Video Technol..

[17]  John S. Baras,et al.  Time-recursive computation and real-time parallel architectures, with application on the Modulated Lapped Transform , 1993, Optics & Photonics.

[18]  H. T. Kung,et al.  Systolic VLSI Arrays for Polynomial GCD Computation , 1984, IEEE Transactions on Computers.

[19]  Luca Benini,et al.  Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.

[20]  Giovanni Cherubini,et al.  A Quaternary Partial-Response Class-IV Transceiver for 125 Mbit/s Data Transmission over Unshielded Twisted-Pair Cables: Principles of Operation and VLSI Realization , 1995, IEEE J. Sel. Areas Commun..

[21]  J. D. Robbins,et al.  Recursive Motion Compensation: A Review , 1983 .

[22]  Charng-Kann Chen,et al.  Design of linear-phase quadrature mirror filters with powers-of-two coefficients , 1994 .

[23]  Rin Chul Kim,et al.  A VLSI architecture for a pel recursive motion estimation algorithm , 1989 .

[24]  An-Yeu Wu,et al.  Split Recursive Least-Squares: algorithms, architectures, and applications , 1996 .

[25]  Masao Kasahara,et al.  A Method for Solving Key Equation for Decoding Goppa Codes , 1975, Inf. Control..

[26]  Masahiko Yoshimoto,et al.  A half-pel precision MPEG2 motion-estimation processor with concurrent three-vector search , 1995 .

[27]  Fuyun Ling,et al.  The LMS algorithm with delayed coefficient adaptation , 1989, IEEE Trans. Acoust. Speech Signal Process..

[28]  S. Qureshi,et al.  Adaptive equalization , 1982, Proceedings of the IEEE.

[29]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[30]  M. Horowitz,et al.  Low-power digital design , 1994, Proceedings of 1994 IEEE Symposium on Low Power Electronics.

[31]  Eric D. Petajan,et al.  Grand Alliance HDTV system , 1994, Electronic Imaging.

[32]  Gabor C. Temes,et al.  Oversampling Delta Sigma Data Converters , 1991 .

[33]  Hon Keung Kwan,et al.  High speed 1-D FIR digital filtering architectures using polynomial convolution , 1987, ICASSP '87. IEEE International Conference on Acoustics, Speech, and Signal Processing.

[34]  Santanu Dutta,et al.  A flexible parallel architecture adapted to block-matching motion-estimation algorithms , 1996, IEEE Trans. Circuits Syst. Video Technol..

[35]  Y. Lim Design of discrete-coefficient-value linear phase FIR filters with optimum normalized peak ripple magnitude , 1990 .

[36]  Paul H. Siegel,et al.  Area-efficient architectures for the Viterbi algorithm II. Applications , 1993, IEEE Trans. Commun..

[37]  Zhongde Wang Fast algorithms for the discrete W transform and for the discrete Fourier transform , 1984 .

[38]  N.G. Kingsbury,et al.  Frequency-domain motion estimation using a complex lapped transform , 1993, IEEE Trans. Image Process..

[39]  Michael Stegherr,et al.  Parameterizable VLSI architectures for the full-search block-matching algorithm , 1989 .

[40]  K. J. Ray Liu,et al.  A low-power and low-complexity DCT/IDCT VLSI architecture based on backward Chebyshev recursion , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[41]  H. Meyr,et al.  High-speed parallel Viterbi decoding: algorithm and VLSI-architecture , 1991, IEEE Communications Magazine.

[42]  K. Maxwell Asymmetric digital subscriber line: interim technology for the next forty years , 1996 .

[43]  Teresa H. Meng,et al.  A unified approach to the Viterbi algorithm state metric update for shift register processes , 1992, [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[44]  H. Samueli,et al.  A 64-Tap CMOS Echo Canceller/Decision Feedback Equalizer for 2B1Q HDSL Transceivers , 1991, IEEE J. Sel. Areas Commun..

[45]  John M. Cioffi,et al.  A block processing method for designing high-speed Viterbi detectors , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[46]  K. J. Ray Liu,et al.  VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications , 1996, IEEE Trans. Circuits Syst. Video Technol..

[47]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[48]  S. Wicker Error Control Systems for Digital Communication and Storage , 1994 .

[49]  H. Samueli,et al.  A 60-mbaud, 480-mbit/s, 256-qam Decision-feedback equalizer in 1.2μm CMOS , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[50]  Ajit Singh,et al.  Optic flow computation : a unified perspective , 1991 .

[51]  Alan V. Oppenheim,et al.  Symbolic and Knowledge-Based Signal Processing , 1992 .

[52]  Pierre Duhamel,et al.  Short-length FIR filters and their use in fast nonrecursive filtering , 1991, IEEE Trans. Signal Process..

[53]  Robert Cypher,et al.  Generalized trace-back techniques for survivor memory management in the Viterbi algorithm , 1993, J. VLSI Signal Process..

[54]  Henrique S. Malvar Lapped transforms for efficient transform/subband coding , 1990, IEEE Trans. Acoust. Speech Signal Process..

[55]  K. J. Ray Liu,et al.  Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms , 1994, IEEE Trans. Circuits Syst. Video Technol..

[56]  Ronald W. Schafer,et al.  Digital Processing of Speech Signals , 1978 .

[57]  K. J. Ray Liu,et al.  Algorithm-based low-power transform coding architectures: the multirate approach , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[58]  Fuyun Ling,et al.  Corrections to 'The LMS algorithm with delayed coefficient adaptation' , 1992, IEEE Trans. Signal Process..

[59]  Masahiko Yoshimoto,et al.  A half-pel precision motion estimation processor for NTSC-resolution video , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[60]  Henrique S. Malvar Extended lapped transforms: properties, applications, and fast algorithms , 1992, IEEE Trans. Signal Process..

[61]  Hector Sanchez,et al.  PowerPC 603, a microprocessor for portable computers , 1994, IEEE Design & Test of Computers.

[62]  Thomas Kailath,et al.  Locally connected VLSI architectures for the Viterbi algorithm , 1988, IEEE J. Sel. Areas Commun..

[63]  Keshab K. Parhi,et al.  High-level algorithm and architecture transformations for DSP synthesis , 1995, J. VLSI Signal Process..

[64]  J. Bibb Cain,et al.  A Recommended Error Control Architecture for ATM Networks with Wireless Links , 1997, IEEE J. Sel. Areas Commun..

[65]  Shuji Kubota,et al.  Novel Viterbi decoder VLSI implementation and its performance , 1993, IEEE Trans. Commun..

[66]  John S. Baras,et al.  Time-recursive computation and real-time parallel architectures: a framework , 1995, IEEE Trans. Signal Process..

[67]  S. Whitaker,et al.  Reed-Solomon VLSI codec for advanced television , 1991, IEEE Trans. Circuits Syst. Video Technol..

[68]  Jie-Cherng Liu,et al.  Regressive implementations for the forward and inverse MDCT in MPEG audio coding , 1996, IEEE Signal Process. Lett..

[69]  Graham A. Jullien,et al.  A look-up table VLSI design methodology for RNS structures used in DSP applications , 1987 .

[70]  Hsieh S. Hou A fast recursive algorithm for computing the discrete cosine transform , 1987, IEEE Trans. Acoust. Speech Signal Process..

[71]  Liang-Gee Chen,et al.  High throughput CORDIC-based systolic array design for the discrete cosine transform , 1995, IEEE Trans. Circuits Syst. Video Technol..

[72]  Teresa H. Y. Meng,et al.  Asynchronous design for programmable digital signal processors , 1991, IEEE Trans. Signal Process..

[73]  Chaitali Chakrabarti,et al.  A new architecture for the Viterbi decoder for code rate k/n , 1996, IEEE Trans. Commun..

[74]  Kui Liu,et al.  Low power/high speed design of a Reed Solomon decoder , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[75]  An-Yeu Wu,et al.  Algorithm-based low-power DSP system design: methodology and verification , 1995, VLSI Signal Processing, VIII.

[76]  Peter Pirsch,et al.  VLSI architectures for video compression-a survey , 1995, Proc. IEEE.

[77]  J. Chen,et al.  A fully pipelined parallel CORDIC architecture for half-pel motion estimation , 1997, Proceedings of International Conference on Image Processing.

[78]  Ting Chen,et al.  VLSI implementation of a 16*16 discrete cosine transform , 1989 .

[79]  Gi-Hong Im,et al.  51.84 Mb/s 16 CAP ATM LAN Standard , 1995, IEEE J. Sel. Areas Commun..

[80]  Henrique S. Malvar,et al.  Fast algorithm for modulated lapped transform , 1991 .

[81]  K. J. Ray Liu,et al.  Discrete-cosine/sine-transform based motion estimation , 1994, Proceedings of 1st International Conference on Image Processing.

[82]  K. J. Ray Liu,et al.  Real-time parallel and fully pipelined two-dimensional DCT lattice structures with application to HDTV systems , 1992, IEEE Trans. Circuits Syst. Video Technol..

[83]  Chi-Ying Tsui,et al.  Saving power in the control path of embedded processors , 1994, IEEE Design & Test of Computers.

[84]  Francis Jutand,et al.  A 10 MHz (255, 223) Reed-Solomon decoder , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[85]  Anil K. Jain,et al.  Displacement Measurement and Its Application in Interframe Image Coding , 1981, IEEE Trans. Commun..

[86]  Irving S. Reed,et al.  On the VLSI Design of a Pipeline Reed-Solomon Decoder Using Systolic Arrays , 1988, IEEE Trans. Computers.

[87]  Keshab K. Parhi,et al.  Synthesis of control circuits in folded pipelined DSP architectures , 1992 .

[88]  Leonardo Chiariglione MPEG and multimedia communications , 1997, IEEE Trans. Circuits Syst. Video Technol..

[89]  B. Girod,et al.  Motion Compensation: Visual Aspects, Accuracy, and Fundamental Limits , 1993 .

[90]  Elwyn R. Berlekamp,et al.  Algebraic coding theory , 1984, McGraw-Hill series in systems science.

[91]  James L. Massey,et al.  Shift-register synthesis and BCH decoding , 1969, IEEE Trans. Inf. Theory.

[92]  Trieu-Kien Truong,et al.  A VLSI Design of a Pipeline Reed-Solomon Decoder , 1985, IEEE Transactions on Computers.

[93]  Bernd Girod,et al.  Motion-compensating prediction with fractional-pel accuracy , 1993, IEEE Trans. Commun..

[94]  Chin-Liang Wang Bit-serial VLSI implementation of delayed LMS adaptive FIR filters , 1994, IEEE Trans. Signal Process..

[95]  K. J. Ray Liu,et al.  Unified parallel lattice structures for time-recursive discrete cosine/sine/Hartley transforms , 1993, IEEE Trans. Signal Process..

[96]  Jie Chen,et al.  A complete pipelined parallel CORDIC architecture for motion estimation , 1998 .

[97]  C. Rader Memory Management in a Viterbi Decoder , 1981, IEEE Trans. Commun..

[98]  Gerhard Fettweis,et al.  High-Rate Viterbi Processor: A Systolic Array Solution , 1990, IEEE J. Sel. Areas Commun..

[99]  Teresa H. Y. Meng,et al.  Hybrid survivor path architectures for Viterbi decoders , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[100]  G. David Forney,et al.  On decoding BCH codes , 1965, IEEE Trans. Inf. Theory.

[101]  Tho Le-Ngoc,et al.  A Versatile Time-Domain Reed-Solomon Decoder , 1990, IEEE J. Sel. Areas Commun..

[102]  P. Vaidyanathan Multirate Systems And Filter Banks , 1992 .

[103]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[104]  B. Lee A new algorithm to compute the discrete cosine Transform , 1984 .

[105]  Marios C. Papaefthymiou,et al.  Precomputation-based sequential logic optimization for low power , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[106]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. I. Pipelining using scattered look-ahead and decomposition , 1989, IEEE Trans. Acoust. Speech Signal Process..

[107]  H. S. Malvar Efficient signal coding with hierarchical lapped transforms , 1990, International Conference on Acoustics, Speech, and Signal Processing.

[108]  K. Konstantinides,et al.  Fast subband filtering in MPEG audio coding , 1994, IEEE Signal Processing Letters.

[109]  Ming-Ting Sun,et al.  A family of vlsi designs for the motion compensation block-matching algorithm , 1989 .

[110]  D. Graupe,et al.  Punctured Convolutional Codes of Rate (n - 1)/n and Simplified Maximum Likelihood Decoding , 1979 .

[111]  Sung Bum Pan,et al.  VLSI architectures for block matching algorithms using systolic arrays , 1996, IEEE Trans. Circuits Syst. Video Technol..

[112]  I. Proudler,et al.  Computationally efficient QR decomposition approach to least squares adaptive filtering , 1991 .

[113]  John M. Cioffi,et al.  Discrete multitone echo cancelation , 1996, IEEE Trans. Commun..

[114]  Ming-Chang Wu,et al.  A unified systolic array for discrete cosine and sine transforms , 1991, IEEE Trans. Signal Process..

[115]  Henrique S. Malvar,et al.  The LOT: transform coding without blocking effects , 1989, IEEE Trans. Acoust. Speech Signal Process..

[116]  K. Yano,et al.  Low-power video encoder/decoder chip set for digital VCRs , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[117]  Yong Kim,et al.  A VLSI architecture of the trellis decoder block for the digital HDTV Grand Alliance system , 1996 .

[118]  Kouichi Kumagai,et al.  Design methodology for low power, high-speed CMOS devices utilizing SOI technology , 1993, Proceedings of 1993 IEEE International SOI Conference.

[119]  Kiyoshi Oguri,et al.  Synthesis From Pure Behavioral Descriptions , 1991 .

[120]  Paul H. Siegel,et al.  Area-efficient architectures for the Viterbi algorithm. I. Theory , 1993, IEEE Trans. Commun..

[121]  Y.H. Hu,et al.  CORDIC-based VLSI architectures for digital signal processing , 1992, IEEE Signal Processing Magazine.

[122]  Shuji Kubota,et al.  A scarce-state-transition Viterbi-decoder VLSI for bit error correction , 1987 .

[123]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[124]  K. J. Ray Liu,et al.  DCT-based subpixel motion estimation , 1996, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings.

[125]  P. Glenn Gulak,et al.  A VLSI implementation of a cascade Viterbi decoder with traceback , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[126]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[127]  Peter Pirsch,et al.  Array architectures for block matching algorithms , 1989 .

[128]  Kaushik Roy,et al.  Circuit activity based logic synthesis for low power reliable operations , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[129]  Athanassios N. Skodras Fast discrete cosine transform pruning , 1994, IEEE Trans. Signal Process..

[130]  P. P. Vaidyanathan,et al.  Lattice structures for optimal design and robust implementation of two-channel perfect-reconstruction QMF banks , 1988, IEEE Trans. Acoust. Speech Signal Process..

[131]  David G. Messerschmitt,et al.  Algorithms and architectures for concurrent Viterbi decoding , 1989, IEEE International Conference on Communications, World Prosperity Through Communications,.

[132]  Kuang Yung Liu Architecture for VLSI Design of Reed-Solomon Decoders , 1984, IEEE Trans. Computers.

[133]  Gerhard Fettweis,et al.  Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck , 1989, IEEE Trans. Commun..

[134]  Alan N. Willson,et al.  A low-power state-sequential Viterbi decoder for CDMA digital cellular applications , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[135]  Naresh R. Shanbhag,et al.  Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN , 1997, IEEE Trans. Signal Process..

[136]  M. Schulz,et al.  Architecture and circuit design of a 6-GOPS signal processor for QAM demodulator applications , 1995 .

[137]  R. Srinivasan,et al.  Predictive Coding Based on Efficient Motion Estimation , 1985, IEEE Trans. Commun..

[138]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[139]  Chaitali Chakrabarti,et al.  VLSI architectures for hierarchical block matching , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[140]  Keshab K. Parhi,et al.  Pipeline interleaving and parallelism in recursive digital filters. II. Pipelined incremental block filtering , 1989, IEEE Trans. Acoust. Speech Signal Process..

[141]  L. Jackson Digital filters and signal processing , 1985 .

[142]  Po Tong A 40-MHz encoder-decoder chip generated by a Reed-Solomon code compiler , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[143]  J. G. Proakis Adaptive equalization for TDMA digital mobile radio , 1991 .

[144]  J. D. Robbins,et al.  Motion-compensated television coding: Part I , 1979, The Bell System Technical Journal.

[145]  T Koga,et al.  MOTION COMPENSATED INTER-FRAME CODING FOR VIDEO CONFERENCING , 1981 .

[146]  Rajeev Jain,et al.  An algorithm-driven processor design for video compression , 1994, Proceedings of 1st International Conference on Image Processing.

[147]  Paul J. Hurst,et al.  A mixed-signal decision-feedback equalizer that uses a look-ahead architecture , 1997 .

[148]  An-Yeu Wu,et al.  Low-power design methodology for DSP systems using multirate approach , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[149]  Y. Lim,et al.  FIR filter design over a discrete powers-of-two coefficient space , 1983 .

[150]  John M. Cioffi,et al.  A Discrete Multitone Transceiver System for HDSL Applications , 1991, IEEE J. Sel. Areas Commun..

[151]  Liang-Gee Chen,et al.  Parallel architectures of 3-step search block-matching algorithm for video coding , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[152]  S. Haykin,et al.  Adaptive Filter Theory , 1986 .

[153]  Charles E. Leiserson,et al.  Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).

[154]  F. J. Taylor,et al.  Residue Arithmetic A Tutorial with Examples , 1984, Computer.

[155]  Paul H. Siegel,et al.  A 30-MHz trellis codec chip for partial-response channels , 1991 .

[156]  Jacques C. Rudell,et al.  A 50 MHz eight-tap adaptive equalizer for partial-response channels , 1995 .

[157]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[158]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[159]  Anantha Chandrakasan,et al.  Approximate Signal Processing , 1997, J. VLSI Signal Process..

[160]  Gi-Hong Im,et al.  Bandwidth-Efficient Digital Transmission over Unshielded Twisted-Pair Wiring , 1995, IEEE J. Sel. Areas Commun..

[161]  Nestoras Tzartzanis,et al.  Low-power digital systems based on adiabatic-switching principles , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[162]  Simon Haykin,et al.  Adaptive filter theory (2nd ed.) , 1991 .

[163]  K. Elleithy,et al.  Fast and flexible architectures for RNS arithmetic decoding , 1992 .

[164]  Haibo Li,et al.  Image sequence coding at very low bit rates: a review , 1994, IEEE Trans. Image Process..

[165]  Stephen B. Wicker,et al.  ReedSolomon Codes: A Historical Overview , 1994 .

[166]  Kung Yao,et al.  The iterative collapse algorithm: a novel approach for the design of long constraint length Viterbi decoders. II , 1995, IEEE Trans. Commun..

[167]  Akira Kojima,et al.  Motion detection using 3D-FFT spectrum , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[168]  Keshab K. Parhi,et al.  Pipelined Adaptive Digital Filters , 1994 .