Efficient exhaustive verification of the Collatz conjecture using DSP48E blocks of Xilinx Virtex-5 FPGAs
暂无分享,去创建一个
[1] K. Nakano,et al. Integer summing algorithms on reconfigurable meshes , 1995, Proceedings 1st International Conference on Algorithms and Architectures for Parallel Processing.
[2] S. Ichikawa,et al. Preliminary study of custom computing hardware for the 3x+1 problem , 2004, 2004 IEEE Region 10 Conference TENCON 2004..
[3] Tomás Oliveira e Silva. Maximum excursion and stopping time record-holders for the problem: Computational results , 1999, Math. Comput..
[4] Koji Nakano,et al. Accelerating the CKY Parsing Using FPGAs , 2002, HiPC.
[5] Koji Nakano,et al. Hardware n Choose k Counters with Applications to the Partial Exhaustive Search , 2005, IEICE Trans. Inf. Syst..
[6] Jeffrey C. Lagarias,et al. The 3x + 1 Problem and its Generalizations , 1985 .
[7] Koji Nakano,et al. An image retrieval system using FPGAs , 2003, ASP-DAC '03.
[8] Koji Nakano,et al. A Hardware-Software Cooperative Approach for the Exhaustive Verification of the Collatz Conjecture , 2009, 2009 IEEE International Symposium on Parallel and Distributed Processing with Applications.
[9] KOJI NAKANO,et al. Instance-Specific Solutions For Accelerating The Cky Parsing Of Large Context-Free Grammars , 2004, Int. J. Found. Comput. Sci..
[10] Koichi Wada,et al. Integer Summing Algorithms on Reconfigurable Meshes , 1998, Theor. Comput. Sci..
[11] Richard E. Crandall,et al. On the $‘‘3x+1”$ problem , 1978 .