Dynamics of power MOSFET switching under unclamped inductive loading conditions

The parasitic bipolar transistor inherent in a vertical power DMOSFET structure can have a significant impact on its reliability. Unclamped Inductive Switching (UIS) tests were used to examine the reliability of DMOSFET's in extremely harsh switching conditions. The reliability of a power DMOSFET under UIS conditions is directly related to the amount of avalanche energy the device can survive. A number of DMOSFET structures were critically examined under UIS conditions to determine the impact of bipolar transistor parameters on device reliability. The UIS dynamics were studied based on the results obtained from an advanced mixed device and circuit simulator in which the internal carrier dynamics were evaluated under boundary conditions imposed by the circuit operation. It is shown that premature open base bipolar transistor breakdown can occur when the p-base sheet resistance is high. A device structure with a shallow self-aligned p/sup +/ region is shown to prevent the parasitic bipolar turn-on and avoid premature UIS breakdown without compromising the power-switching efficiency. The simulation results are shown to be in excellent agreement with the measured data under a wide range of inductive loading conditions.

[1]  K. Shenai,et al.  Optimally scaled low-voltage vertical power MOSFETs for high-frequency power conversion , 1990 .

[2]  J. Tihanyi,et al.  Properties of ESFI MOS transistors due to the floating substrate and the finite volume , 1974, IEEE Transactions on Electron Devices.

[3]  Chenming Hu,et al.  Second breakdown of vertical power MOSFET's , 1982 .

[4]  Krishna Shenai,et al.  Optimum DMOS cell doping profiles for high-voltage discrete and integrated device technologies , 1992 .

[5]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[6]  K. Shenai,et al.  Effect of p-base sheet and contact resistances on static current-voltage characteristics of scaled low-voltage vertical power DMOSFETs , 1991, IEEE Electron Device Letters.

[7]  C. F. Wheatley,et al.  Single-event gate rupture in vertical power MOSFETs; an original empirical expression , 1994 .

[8]  Krishna Shenai,et al.  A high-density, self-aligned power MOSFET structure fabricated using sacrificial spacer technology , 1992 .

[9]  Krishna Shenai,et al.  Novel refractory contact and interconnect metallizations for high-voltage and smart-power applications , 1990 .

[10]  Tore Undeland,et al.  Power Electronics: Converters, Applications and Design , 1989 .

[11]  Krishna Shenai,et al.  Effect of bipolar turn-on on the static current-voltage characteristics of scaled vertical power DMOSFET's , 1995 .

[12]  K. Shenai,et al.  Effect of gate resistance on high-frequency power switching efficiencies of advanced power MOSFETs , 1990 .

[13]  J. Tihanyi,et al.  Influence of the floating substrate potential on the characteristics of ESFI MOS transistors , 1975 .