Code-design for efficient pipelined layered LDPC decoders with bank memory organization

Abstract This paper presents an architecture-aware Progressive Edge Growth (PEG)-based construction method for Low-Density Parity-Check (LDPC) codes. We target optimization through code construction for layered architectures with pipelined processing and memory organized in single-port banks. For a given layered Quasy-Cyclic Low-Density Parity-Check (QC-LDPC) decoder architecture configuration, the code constraints need to maximize hardware usage efficiency. Implementation results for Field-Programmable Gate Array (FPGA) technology suggest that the codes obtained using the proposed algorithm have a throughput increase of 39% up to 110%, due to the increase in working frequency obtained by using pipeline.

[1]  Chi-Ying Tsui,et al.  An Energy Efficient Layered Decoding Architecture for LDPC Decoder , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Amir H. Banihashemi,et al.  Efficient Search of Girth-Optimal QC-LDPC Codes , 2016, IEEE Transactions on Information Theory.

[3]  David Declercq,et al.  Non-surjective finite alphabet iterative decoders , 2016, 2016 IEEE International Conference on Communications (ICC).

[4]  Zongwang Li,et al.  A class of good quasi-cyclic low-density parity check codes based on progressive edge growth graph , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[5]  K. G. Murty,et al.  An Algorithm for the Traveling Salesman Problem , 2019 .

[6]  Amir H. Banihashemi,et al.  On the girth of quasi cyclic protograph LDPC codes , 2012, 2012 IEEE International Symposium on Information Theory Proceedings.

[7]  Manabu Hagiwara,et al.  Comment on "Quasi-Cyclic Low Density Parity Check Codes From Circulant Permutation Matrices" , 2009, IEEE Trans. Inf. Theory.

[8]  Luca Fanucci,et al.  A Scalable Decoder Architecture for IEEE 802.11n LDPC Codes , 2007, IEEE GLOBECOM 2007 - IEEE Global Telecommunications Conference.

[9]  Oana Boncalo,et al.  Template-based QC-LDPC decoder architecture generation , 2015, 2015 10th International Conference on Information, Communications and Signal Processing (ICICS).

[10]  Miaowen Wen,et al.  Modified PEG algorithm for large girth Quasi-cyclic protograph LDPC codes , 2016, 2016 International Conference on Computing, Networking and Communications (ICNC).

[11]  Emmanuel Boutillon,et al.  Conflict resolution for pipelined layered LDPC decoders , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[12]  Cyrille Chavet,et al.  In-place memory mapping approach for optimized parallel hardware interleaver architectures , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[13]  Kaixiong Su,et al.  Updating conflict solution for pipelined layered LDPC decoder , 2015, 2015 IEEE International Conference on Signal Processing, Communications and Computing (ICSPCC).

[14]  Jesus Martinez Mateo,et al.  Improved Construction of Irregular Progressive Edge-Growth Tanner Graphs , 2010 .

[15]  Evangelos Eleftheriou,et al.  Progressive edge-growth Tanner graphs , 2001, GLOBECOM'01. IEEE Global Telecommunications Conference (Cat. No.01CH37270).

[16]  Cyrille Chavet,et al.  A design approach dedicated to network-based and conflict-free parallel interleavers , 2012, GLSVLSI '12.

[17]  Chaitali Chakrabarti,et al.  Architecture-Aware LDPC Code Design for Multiprocessor Software Defined Radio Systems , 2009, IEEE Transactions on Signal Processing.

[18]  D.E. Hocevar,et al.  A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..

[19]  Yanjun Zhang,et al.  Matrix reordering techniques for memory conflict reduction for pipelined QC-LDPC decoder , 2014, 2014 IEEE/CIC International Conference on Communications in China (ICCC).

[20]  David Declercq,et al.  High Throughput FPGA Implementation for regular Non-Surjective Finite Alphabet Iterative Decoders , 2017, 2017 IEEE International Conference on Communications Workshops (ICC Workshops).

[21]  Renaud Pacalet,et al.  Optimum LDPC decoder: A memory architecture problem , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[22]  Ye Jin,et al.  A QC-LDPC construction algorithm for increasing the throughput of layered decoders , 2013, 2013 15th IEEE International Conference on Communication Technology.