Wrapped-around conductive traces

Most microsystem interconnections are formed using wire bonds or bump bonds. Industries and national laboratories have been jointly pursuing a partially 3D interconnect technology, which has the potential to increase the amount of circuitry per pixel by a factor of 2–3 This development effort has taken considerable time and resources, while producing very modest results due to the intrinsically difficult nature of the processing involved. In contrast, the technology presented here is less expensive, simpler, and can increase the circuitry per pixel. Fabricating wraparound conductive traces is a key element of the success of this technology.

[1]  D. P. Siddons,et al.  3D IC for future HEP detectors , 2014 .

[2]  J. Carson The emergence of stacked 3D silicon and its impact on microelectronics systems integration , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[3]  T. Zimmerman,et al.  3D IC pixel electronics - the next challenge , 2008 .

[4]  K. Ohno,et al.  Novel stacked CMOS image sensor with advanced Cu2Cu hybrid bonding , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[5]  Pawel Grybos,et al.  Fully 3-D Integrated Pixel Detectors for X-Rays , 2016, IEEE Transactions on Electron Devices.