Accurate analysis of interconnect trees with distributed RLC model and moment matching

In this paper, a new method is presented for accurate analysis of interconnect trees. Based on the ABCD matrix of distributed RLC transmission lines, the new iterative method can derive the exact transfer functions of an interconnect tree with distributed RLC model. Moment matching and second-order approximation are used for fast simulation of time responses and 50% delays of interconnect trees. The new method has three advantages. First, it can calculate the exact transfer functions of an interconnect tree with any interconnect model besides distributed RLC model. Second, it can derive all leaf nodes' time-domain responses in one iterative process. Third, it runs faster than HSPICE with time complexity linearly proportional to the number of branches in an interconnect tree. Time-domain responses and 50% propagation delays of the new method are compared to the results of HSPICE, the Elmore delay for lumped RC trees, and equivalent Elmore delay for lumped RLC trees, showing that the new method is both accurate and fast.

[1]  Ibrahim M. Elfadel,et al.  Zeros and passivity of Arnoldi-reduced-order models for interconnect networks , 1997, DAC.

[2]  Jun-Fa Mao,et al.  Analysis of the time response of nonuniform multiconductor transmission lines with a method of equivalent cascaded network chain , 1992 .

[3]  Arif Ishaq Abou-Seido,et al.  Fitted Elmore delay: a simple and accurate interconnect delay model , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[4]  M. Ino,et al.  Generalised Elmore delay expression for distributed RC tree networks , 1993 .

[5]  İzzet Cem Göknar,et al.  Interconnect simulation in a fast timing simulator ILLIADS-I , 1999 .

[6]  Yehea Ismail,et al.  Fast and accurate simulation of tree structured interconnect , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[7]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Andrew B. Kahng,et al.  Two-pole analysis of interconnection trees , 1995, Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95).

[9]  Ronald A. Rohrer,et al.  Interconnect simulation with asymptotic waveform evaluation (AWE) , 1992 .

[10]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Ernest S. Kuh,et al.  Transient simulation of lossy interconnects based on the recursive convolution formulation , 1992 .

[13]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Ruchir Puri,et al.  Fast and accurate wire delay estimation for physical synthesis of large ASICs , 2002, GLSVLSI '02.

[15]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects for distributed RLC interconnects , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Roland W. Freund,et al.  Efficient linear circuit analysis by Pade´ approximation via the Lanczos process , 1994, EURO-DAC '94.

[17]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.