We present a new approach to accurately evaluate signal integrity in digital integrated circuits while working at the logic level. Our approach makes use of fitting models to represent the key properties of drivers, interconnects and receivers and the effects of all noise sources (supply noise, timing uncertainty, crosstalk). Such models are then combined to evaluate the correctness of each bit sent across the line. The overall result is a parameterized bit-level model of a noisy on-chip communication channel. The model can be used at the logic level to evaluate the transmission-error probability for an arbitrary bit stream, sent at an arbitrary bit rate, under arbitrary noise source assumptions.
[1]
Alessandro Bogliolo.
Encodings for high-performance for energy-efficient signaling
,
2001,
ISLPED '01.
[2]
William J. Dally,et al.
Digital systems engineering
,
1998
.
[3]
Stephen H. Hall,et al.
High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices
,
2000
.
[4]
F. Caignet,et al.
The challenge of signal integrity in deep-submicrometer CMOS technology
,
2001,
Proc. IEEE.
[5]
P. Olivo,et al.
Dealing with noise margins in high-speed voltage-mode signaling
,
2002,
Proceedings: 6th IEEE Workshop on Signal Propagation on Interconnects.