Localized dry-etch substrate thinning for dislocation reduction in heteroepitaxial CdTe/Si(211)a)

Threading dislocations are a significant problem for heteroepitaxial growth of thin films on large lattice-mismatched substrates. In the case of HgCdTe thin films on Si, Ge, or GaAs, the molecular beam epitaxy (MBE) of 10–15-μm-thick CdTe buffer layers has historically played a crucial role in reducing threading dislocation densities to current state-of-the-art levels. In this work, the authors investigate a localized substrate thinning approach and its overall effect on further reducing dislocation densities in the CdTe/Si heteroepitaxial system. In using substrates with regions thinned to thicknesses on the order of the CdTe buffer, the attempt is to reduce the dislocation image force acting from the interface toward the epilayer surface. The authors employ both wet- and dry-etching techniques to create locally back-thinned regions of Si(211) wafers. Localized rather than whole wafer thinning was necessary to maintain sufficient substrate thickness for handling. The opposite sides of the wafers were cleaned using standard techniques prior to CdTe MBE. Scanning electron microscopy and Fourier transform infrared spectroscopy were used to measure epilayer and substrate thicknesses. Using CdTe defect-decoration techniques, a decrease in threading dislocation density by up to 60% has been observed in regions for which the underlying Si substrate was thinned to 2 μm. Results obtained for wet-etch and dry-etch back-thinning approaches suggest that the dislocation-reduction mechanism is not solely based on substrate-thickness induced image forces.Threading dislocations are a significant problem for heteroepitaxial growth of thin films on large lattice-mismatched substrates. In the case of HgCdTe thin films on Si, Ge, or GaAs, the molecular beam epitaxy (MBE) of 10–15-μm-thick CdTe buffer layers has historically played a crucial role in reducing threading dislocation densities to current state-of-the-art levels. In this work, the authors investigate a localized substrate thinning approach and its overall effect on further reducing dislocation densities in the CdTe/Si heteroepitaxial system. In using substrates with regions thinned to thicknesses on the order of the CdTe buffer, the attempt is to reduce the dislocation image force acting from the interface toward the epilayer surface. The authors employ both wet- and dry-etching techniques to create locally back-thinned regions of Si(211) wafers. Localized rather than whole wafer thinning was necessary to maintain sufficient substrate thickness for handling. The opposite sides of the wafers were cle...

[1]  Nibir K. Dhar,et al.  CdZnTe heteroepitaxy on 3″ (112) Si: Interface, surface, and layer characteristics , 2000 .

[2]  Selective epitaxy of cadmium telluride on silicon by MBE , 2000 .

[3]  L. B. Freund,et al.  A critical thickness condition for a strained compliant substrate/epitaxial film system , 1996 .

[4]  J. Rosbeck,et al.  Effect of dislocations on the electrical and optical properties of long‐wavelength infrared HgCdTe photovoltaic detectors , 1992 .

[5]  J. D. Benson,et al.  Structural Analysis of CdTe Hetero-epitaxy on (211) Si , 2008 .

[6]  S. Sivananthan,et al.  Molecular beam epitaxial growth of CdTe and HgCdTe on Si (100) , 1989 .

[7]  H. F. Schaake,et al.  Etch pit characterization of CdTe and CdZnTe substrates for use in mercury cadmium telluride epitaxy , 1995 .

[8]  Nibir K. Dhar,et al.  Dislocation reduction in CdTe/Si by molecular beam epitaxy through in-situ annealing , 2008 .

[9]  J. Benson,et al.  Evaluation of Surface Cleaning of Si(211) for Molecular-Beam Epitaxy Deposition of Infrared Detectors , 2010 .

[10]  P. Wijewarnasuriya,et al.  Analysis of Current–Voltage Measurements on Long-Wavelength HgCdTe Photodiodes Fabricated on Si Composite Substrates , 2010 .

[11]  Nibir K. Dhar,et al.  LWIR HgCdTe on Si detector performance and analysis , 2006 .

[12]  Edward P. Smith,et al.  Epitaxial growth of CdTe on (211) silicon mesas formed by deep reactive ion etching , 2006 .

[13]  D. Callahan,et al.  USE OF TRANSMITTED COLOR TO CALIBRATE THE THICKNESS OF SILICON SAMPLES , 1996 .

[14]  L. A. Almeida,et al.  Improved morphology and crystalline quality of MBE CdZnTe/Si , 2001 .

[15]  J. D. Benson,et al.  Effect of photoresist-feature geometry on electron-cyclotron resonance plasma-etch reticulation of HgCdTe diodes , 2002 .

[16]  Y. Lo,et al.  New approach to grow pseudomorphic structures over the critical thickness , 1991 .

[17]  L. O. Bubulac,et al.  Characterization of Dislocations in (112)B HgCdTe/CdTe/Si , 2010 .

[18]  M. Groenert,et al.  Role of thermal expansion matching in CdTe heteroepitaxy on highly lattice-mismatched substrates , 2008 .

[19]  P. Smith,et al.  Feasibility of Localized Substrate Thinning for Reduced Dislocation Density in CdTe/Si Heterostructures , 2010 .