Effects of parameter variations and crosstalk on H-tree clock distribution networks
暂无分享,去创建一个
[1] S. G. Zaky,et al. EMI effects and timing design for increased reliability in digital systems , 1997 .
[2] Baris Taskin,et al. Timing Optimization Through Clock Skew Scheduling , 2000 .
[3] Yvon Savaria,et al. Pipelined H-trees for high-speed clocking of large integrated systems in presence of process variations , 1997, IEEE Trans. Very Large Scale Integr. Syst..
[4] Renate Sitte,et al. Device parameter changes caused by manufacturing fluctuations of deep submicron MOSFET's , 1994 .
[5] Eby G. Friedman,et al. Power Distribution Networks in High Speed Integrated Circuits , 2003 .
[6] Sam Harrell,et al. The national technology roadmap for semiconductors and SEMATECH future directions , 1996 .
[7] Eby G. Friedman,et al. Delay and noise estimation of CMOS logic gates driving coupled resistive-capacitive interconnections , 2000, Integr..
[8] Malgorzata Marek-Sadowska,et al. Crosstalk in VLSI interconnections , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] Doris Schmitt-Landsiedel,et al. Effect of parameter variations at chip and wafer level on clock skews , 2000 .
[10] Yu Cao,et al. RLC signal integrity analysis of high-speed global interconnects [CMOS] , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[11] Sachin S. Sapatnekar,et al. Exact and efficient crosstalk estimation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..