Semiconductor logic technology in IBM

In the last twenty-five years the performance of integrated circuits has improved by more than three orders of magnitude and the unit cost has been reduced by approximately the same factor. This paper describes the evolution of semiconductor logic technology in IBM from its early replacement of vacuum tubes in the mid-1950s to the beginnings of VLSI. It highlights the major challenges and accomplishments in the development of bipolar and field-effect transistor technologies and their embodiment in components for a wide spectrum of IBM products.

[1]  James F. Ziegler,et al.  Experimental evaluation of high energy ion implantation gradients for possible fabrication of a transistor pedestal collector , 1971 .

[2]  William E. Harding.  Semiconductor manufacturing in IBM, 1957 to the present: a perspective , 1981 .

[3]  S. R. Sedore.  SCEPTRE: a program for automatic network analysis , 1967 .

[4]  P. A. Totta,et al.  SLT device metallurgy and its monolithic extension , 1969 .

[5]  F. H. Branin,et al.  ECAP II-a new electronic circuit analysis program , 1971 .

[6]  H. H. Berger,et al.  Small-size low-power bipolar memory cell , 1971 .

[7]  Joseph C. L. Logue,et al.  Hardware Implementation of a Small System in Programmable Logic Arrays , 1975, IBM J. Res. Dev..

[8]  R.W. Keyes,et al.  Physical limits in digital electronics , 1975, Proceedings of the IEEE.

[9]  L. F. Miller.  Controlled collapse reflow chip joining , 1969 .

[10]  B. Clark,et al.  IBM Multichip Multilayer Ceramic Modules for LSI Chips-Design for Performance and Density , 1980 .

[11]  S. K. Wiedmann,et al.  Merged-transistor logic (MTL)-a low-cost bipolar logic concept , 1972 .

[12]  Erich Bloch,et al.  The engineering design of the stretch computer , 1959, IRE-AIEE-ACM '59 (Eastern).

[13]  Franklin H. Branin.  D-C and transient analysis of networks using a digital computer , 1964, DAC.

[14]  S. K. Wiedmann,et al.  Super-integrated bipolar memory device for high-density, low-power storage , 1971 .

[15]  Erich Bloch,et al.  Advances in circuit technology and their impact on computing systems , 1968, IFIP Congress.

[16]  J. L. Walsh.  IBM current mode transistor logical circuits , 1958, IRE-ACM-AIEE '58 (Western).

[17]  E. V. Weber,et al.  A high-throughput scanning-electron-beam lithography system, EL1, for semiconductor manufacture: General description , 1976, 1976 International Electron Devices Meeting.

[18]  Donald P. Seraphim,et al.  Electronic packaging evolution in IBM , 1981 .

[19]  E. F. Platz.  Solid logic technology computer circuits — Billion hour reliability data , 1969 .

[20]  Leo Hellerman,et al.  Reliabllity Techniques for Electronic Circuit Design , 1958 .

[21]  R.W. Keyes,et al.  The evolution of digital electronics towards VLSI , 1979, IEEE Transactions on Electron Devices.

[22]  J. L. Langdon,et al.  Design of monolithic circuit chips , 1966 .

[23]  H. Yourke.  Millimicrosecond Transistor Current Switching Circuits , 1957 .

[24]  A. Weinberger.  Large Scale Integration of MOS Complex Logic: A Layout Method , 1967 .

[25]  William R. Heller,et al.  Prediction of wiring space requirements for LSI , 1977, DAC '77.

[26]  P. E. Fox,et al.  Design of Logic Circuit Technology for IBM System/370 Models 145 and 155 , 1971, IBM J. Res. Dev..

[27]  J. T Wallmark.  Is there a minimum size in integrated circuits , 1979 .

[28]  S. W. Dunwell,et al.  Design objectives for the IBM stretch computer , 1956, AIEE-IRE '56 (Eastern).

[29]  D. L. Critchlow,et al.  IGFET circuit performance-n-channel versus p-channel , 1969 .

[30]  Roy A. Wood.  High-Speed Dynamic Programmable Logic Array Chip , 1975, IBM J. Res. Dev..

[31]  F. Faggin,et al.  Insulated gate field effect transistor integrated circuits with silicon gates , 1968 .

[32]  R. A. Henle.  High-speed transistor computer circuit design , 1956, AIEE-IRE '56 (Eastern).

[33]  Robert J. Domenico.  Simulation of Transistor Switching Circuits on the IBM 704 , 1957, IRE Trans. Electron. Comput..

[34]  A. Slob,et al.  Integrated injection logic: a new approach to LSI , 1972 .

[35]  A. Jimenez,et al.  Algorithms for ASTAP--A network-analysis program , 1973 .

[36]  M. Correia,et al.  Design automation in IBM , 1981 .

[37]  D.D. Tang,et al.  Subnanosecond self-aligned I2L/MTL circuits , 1980, IEEE Transactions on Electron Devices.

[38]  Erich Bloch,et al.  Hints on Test Data Selection: Help for the Practicing Programmer , 1978, Computer.

[39]  Richard D. Moore,et al.  Automatic registration in an electron-beam lithographic system , 1977 .

[40]  B. Josephson.  Possible new effects in superconductive tunnelling , 1962 .

[41]  K. Demeyer,et al.  Electrically-alterable memory using a dual electron injector structure , 1980, IEEE Electron Device Letters.

[42]  Jr. F.H. Branin.  Computer methods of network analysis , 1967 .

[43]  D. L. Critchlow,et al.  Solid state memory development in IBM , 1981 .

[44]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[45]  Jr. A. Blodgett.  A Multilayer Ceramic Multichip Module , 1980 .

[46]  J. Z. Chen,et al.  A high-density bipolar logic masterslice for small systems , 1981 .

[47]  Robert S. Schwartz,et al.  Solid Logic Technology: Versatile, high-performance microelectronics , 1964, IBM J. Res. Dev..

[48]  Robert K. Brayton,et al.  The Sparse Tableau Approach to Network Analysis and Design , 1971 .

[49]  K. Heuber,et al.  A 16Kb static MTL/I2L memory chip , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[50]  A. H. Dansky.  Bipolar circuit design for a 5000-circuit VLSI gate array , 1981 .

[51]  K. Ashar,et al.  Planar mesa Schottky barrier diode , 1971 .