Micro yield modeling for IC processes

A methodology to model IC yield variations among products and processes has been developed. This methodology decomposes the product yield into a non-random systematic yield term Y/sub s/ and a random yield term Y/sub r/, and models them independently. The systematic yield portion of the product yield is extracted by multiple die yield analysis, while the random portion of the product yield is modeled using test chip data and product layout analysis of yield sensitive areas. Furthermore, the micro yield model is capable of not only making real time product yield projections, but is also capable of providing confidence intervals around those projections. Experimental results show good agreement between the predicted and actual product yields.

[1]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[2]  U. Kaempf.  Statistical Significance Of Defect density Estimates , 1988, Proceedings of the IEEE International Conference on Microelectronic Test Structures.

[3]  R. B. Seeds,et al.  Yield and cost analysis of bipolar LSI , 1968 .

[4]  Wojciech Maly.  Yield Models - Comparative Study , 1990 .

[5]  C. M. Drum,et al.  Yield Model with Critical Geometry Analysis for Yield Projection from Test Sites on a Wafer Basis with Confidence Limits , 1990 .

[6]  C. H. Stapper.  On a composite model to the IC yield problem , 1975 .

[7]  Wojciech Maly,et al.  Modeling of Lithography Related Yield Losses for CAD of VLSI Circuits , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  C. H. Stapper,et al.  A simple method for modeling VLSI yields , 1982 .

[9]  C. H. Stapper.  The defect-sensitivity effect of memory chips , 1986 .

[10]  A. Ferris-Prabhu.  Role of defect size distribution in yield modeling , 1985, IEEE Transactions on Electron Devices.

[11]  A. V. Ferris-Prabhu,et al.  Defect size variations and their effect on the critical area of VLSI devices , 1985 .

[12]  Albert V. Ferris-Prabhu,et al.  Introduction To Semiconductor Device Yield Modeling , 1992 .

[13]  B. T. Murphy,et al.  Cost-size optima of monolithic integrated circuits , 1964 .

[14]  H.G. Parks,et al.  The nature of defect size distributions in semiconductor processes , 1989, IEEE/SEMI International Semiconductor Manufacturing Science Symposium.

[15]  A. V. Ferris-Prabhu,et al.  Modeling the critical area in yield forecasts , 1985 .