Investigations on Line-Edge Roughness (LER) and Line-Width Roughness (LWR) in Nanoscale CMOS Technology: Part II–Experimental Results and Impacts on Device Variability

In the part I of this paper, the correlation between line-edge roughness (LER) and line-width roughness (LWR) is investigated by theoretical modeling and simulation. In this paper, process-dependence of the correlation between LER and LWR is studied. The experimental results indicate that both Si Fin and nanowire have strongly correlated LER/LWR, and the cross-correlation of two edges depends on the fabrication process. Based on the improved simulation method proposed in the Part I of this paper, the impacts of correlated LER/LWR in the channel of double-gate devices are investigated. The results show that Vth distribution strongly relies on cross-correlation, and can exhibit non-Gaussian distribution and/or multipeak distribution, which enlarges the Vth variation.

[1]  G. Yang,et al.  Origin of self-limiting oxidation of Si nanowires. , 2008, Nano letters.

[2]  Ru Huang,et al.  New Self-Aligned Silicon Nanowire Transistors on Bulk Substrate Fabricated by Epi-Free Compatible CMOS Technology: Process Integration, Experimental Characterization of Carrier Transport and Low Frequency noise , 2007, 2007 IEEE International Electron Devices Meeting.

[3]  Tsu-Jae King Liu,et al.  Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability , 2009, IEEE Transactions on Electron Devices.

[4]  Ru Huang,et al.  Investigations on the correlation between line-edge-roughness (LER) and line-width-roughness (LWR) in nanoscale CMOS technology , 2012, 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology.

[5]  M. Zacharias,et al.  Retarded oxidation of Si nanowires , 2006 .

[6]  M. Jurczak,et al.  Impact of LER and Random Dopant Fluctuations on FinFET Matching Performance , 2008, IEEE Transactions on Nanotechnology.

[7]  Tao Yu,et al.  Characterization and analysis of gate-all-around Si nanowire transistors for extreme scaling , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[8]  Thomas Ernst,et al.  Modeling stress retarded self-limiting oxidation of suspended silicon nanowires for the development of silicon nanowire-based nanodevices , 2011 .

[9]  A. Asenov,et al.  Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .

[10]  Ru Huang,et al.  New observations of suppressed randomization in LER/LWR of Si nanowire transistors: Experiments and mechanism analysis , 2010, 2010 International Electron Devices Meeting.

[11]  D Reid,et al.  Understanding LER-Induced MOSFET $V_{T}$ Variability—Part I: Three-Dimensional Simulation of Large Statistical Samples , 2010, IEEE Transactions on Electron Devices.

[12]  Runsheng Wang,et al.  Two-Dimensional Self-Limiting Wet Oxidation of Silicon Nanowires: Experiments and Modeling , 2013, IEEE Transactions on Electron Devices.

[13]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[14]  Ru Huang,et al.  Investigation of Nanowire Line-Edge Roughness in Gate-All-Around Silicon Nanowire MOSFETs , 2010, IEEE Transactions on Electron Devices.

[15]  C Millar,et al.  Understanding LER-Induced MOSFET $V_{T}$ Variability—Part II: Reconstructing the Distribution , 2010, IEEE Transactions on Electron Devices.

[16]  Ru Huang,et al.  Investigation on Variability in Metal-Gate Si Nanowire MOSFETs: Analysis of Variation Sources and Experimental Characterization , 2011, IEEE Transactions on Electron Devices.

[17]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[18]  E.. Baravelli,et al.  Impact of Line-Edge Roughness on FinFET Matching Performance , 2007, IEEE Transactions on Electron Devices.

[19]  Guo-Qiang Lo,et al.  Modeling of Stress-Retarded Thermal Oxidation of Nonplanar Silicon Structures for Realization of Nanoscale Devices , 2010, IEEE Electron Device Letters.

[20]  Emanuele Baravelli,et al.  Fin shape fluctuations in FinFET: Correlation to electrical variability and impact on 6-T SRAM noise margins , 2009 .