The study of hardware redundancy techniques to provide a fault tolerant system

Increasing the reliability of computer systems operations is feasible by means of fault tolerance. This tolerance in a digital system is achieved through redundancy in hardware, software, or computation. This sort of redundancy can be performed in static, dynamic, or hybrid configuration. Hardware redundancy is obtained by providing two or more physical samples of a hardware component. In this paper, we study different hardware redundancy techniques.Its efficiency and problems.

[1]  Hamid R. Zarandi,et al.  A Fast and Accurate Fault Tree Analysis Based on Stochastic Logic Implemented on Field-Programmable Gate Arrays , 2013, IEEE Transactions on Reliability.

[2]  Peng Liu,et al.  Research on RTOS-Integrated TMR for Fault Tolerant Systems , 2007 .

[3]  Seyed Ghassem Miremadi,et al.  A fast, flexible, and easy-to-develop FPGA-based fault injection technique , 2014, Microelectron. Reliab..

[4]  Hamid R. Zarandi,et al.  DFTS: A dynamic fault-tolerant scheduling for real-time tasks in multicore processors , 2014, Microprocess. Microsystems.

[5]  Arnaud Virazel,et al.  Using TMR Architectures for Yield Improvement , 2008, 2008 IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems.

[6]  Liu Fang,et al.  Research on RTOS-Integrated TMR for Fault Tolerant Systems , 2007, Eighth ACIS International Conference on Software Engineering, Artificial Intelligence, Networking, and Parallel/Distributed Computing (SNPD 2007).

[7]  M. Fazeli,et al.  HAFTA: Highly Available Fault-Tolerant Architecture to Protect SRAM-Based Reconfigurable Devices Against Multiple Bit Upsets , 2013, IEEE Transactions on Device and Materials Reliability.

[8]  Hossein Pedram,et al.  Designing fault-tolerant network-on-chip router architecture , 2010 .

[9]  Masayuki Murakami,et al.  Task-based Dynamic Fault Tolerance for Humanoid Robots , 2006, 2006 IEEE International Conference on Systems, Man and Cybernetics.

[10]  Anirban Sengupta,et al.  Bacterial foraging driven exploration of multi cycle fault tolerant datapath based on power-performance tradeoff in high level synthesis , 2015, Expert Syst. Appl..

[11]  Mahdi Fazeli,et al.  Low-Cost Scan-Chain-Based Technique to Recover Multiple Errors in TMR Systems , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.