Modeling semiconductor testing job scheduling and dynamic testing machine configuration

The overall flow of the final test of integrated circuits can be represented by the job shop model with limited simultaneous multiple resources in which various product mixes, jobs recirculation, uncertain arrival of jobs, and unstable processing times complicate the problem. Rather than relying on domain experts, this study aims to develop a hybrid approach including a mathematical programming model to optimize the testing job scheduling and an algorithm to specify the machine configuration of each job and allocate specific resources. Furthermore, a genetic algorithm is also developed to solve the problem in a short time for implementation. The results of detailed scheduling can be graphically represented as timetables of testing resources in Gantt charts. The empirical results demonstrated viability of the proposed approach.

[1]  Tsung-Rian Chen,et al.  Job shop scheduling with multiple resources and an application to a semiconductor testing facility , 1994, Proceedings of 1994 33rd IEEE Conference on Decision and Control.

[2]  Chi-Ung Moon,et al.  Genetic algorithm for maximizing the parts flow within cells in manufacturing cell design , 1999 .

[3]  Mitsuo Gen,et al.  Genetic algorithms and engineering design , 1997 .

[4]  Reha Uzsoy,et al.  Efficient Algorithms for Scheduling Semiconductor Burn-In Operations , 1992, Oper. Res..

[5]  Naoyuki Kubota,et al.  Schema representation in virus-evolutionary genetic algorithm for knapsack problem , 1998, 1998 IEEE International Conference on Evolutionary Computation Proceedings. IEEE World Congress on Computational Intelligence (Cat. No.98TH8360).

[6]  Egon Balas,et al.  The Shifting Bottleneck Procedure for Job Shop Scheduling , 1988 .

[7]  Reha Uzsoy,et al.  Dispatching Rules For Semiconductor Testing Operations: A Computational Study , 1992, Thirteenth IEEE/CHMT International Electronics Manufacturing Technology Symposium.

[8]  Koji Nakamae,et al.  Influence of lot arrival distribution on production dispatching rule scheduling and cost in the final test process of LSI manufacturing system , 1998 .

[9]  R. Uzsoy,et al.  Reactive scheduling of a semiconductor testing facility , 1993, Proceedings of 15th IEEE/CHMT International Electronic Manufacturing Technology Symposium.

[10]  Erwin Pesch,et al.  Evolution based learning in a job shop scheduling environment , 1995, Comput. Oper. Res..

[11]  Chen-Fu Chien,et al.  A novel timetabling algorithm for a furnace process for semiconductor fabrication with constrained waiting and frequency-based setups , 2007, OR Spectr..

[12]  Tsu-Shuan Chang,et al.  Scheduling for IC sort and test with preemptiveness via Lagrangian relaxation , 1995, IEEE Trans. Syst. Man Cybern..

[13]  Chen-Fu Chien,et al.  Constructing the OGE for promoting tool group productivity in semiconductor manufacturing , 2007 .

[14]  Alice E. Smith,et al.  Efficient optimization of all-terminal reliable networks, using an evolutionary approach , 1997 .

[15]  Cihan H. Dagli,et al.  Genetic neuro-scheduler: A new approach for job shop scheduling , 1995 .

[16]  Yasuhiro Tsujimura,et al.  A tutorial survey of job-shop scheduling problems using genetic algorithms, part II: hybrid genetic search strategies , 1999 .

[17]  Mitsuo Gen,et al.  A tutorial survey of job-shop scheduling problems using genetic algorithms—I: representation , 1996 .

[18]  Fu-Kwun Wang,et al.  Capacity-constrained scheduling for a logic IC final test facility , 2004 .

[19]  Chen-Fu Chien,et al.  Using genetic algorithms (GA) and a coloured timed Petri net (CTPN) for modelling the optimization-based schedule generator of a generic production scheduling system , 2007 .

[20]  Colin R. Reeves,et al.  A genetic algorithm for flowshop sequencing , 1995, Comput. Oper. Res..

[21]  Reha Uzsoy,et al.  Production scheduling algorithms for a semiconductor test facility , 1991 .

[22]  J. Beasley,et al.  A genetic algorithm for the set covering problem , 1996 .

[23]  Robert Hinterding,et al.  Mapping, order-independent genes and the knapsack problem , 1994, Proceedings of the First IEEE Conference on Evolutionary Computation. IEEE World Congress on Computational Intelligence.

[24]  Chen-Fu Chien,et al.  Analyzing repair decisions in the site imbalance problem of semiconductor test machines , 2003 .

[25]  R. C. Leachman,et al.  Scheduling semiconductor device test operations on multihead testers , 1999 .

[26]  Reha Uzsoy,et al.  Scheduling semiconductor test operations: Minimizing maximum lateness and number of tardy jobs on a single machine , 1992 .

[27]  Reha Uzsoy,et al.  Decomposition methods for scheduling semiconductor testing facilities , 1996 .

[28]  Isao Ono,et al.  An Efficient Genetic Algorithm for Job Shop Scheduling Problems , 1995, International Conference on Genetic Algorithms.

[29]  R. Storer,et al.  New search spaces for sequencing problems with application to job shop scheduling , 1992 .

[30]  Wen-Chih Wang,et al.  Data mining for yield enhancement in semiconductor manufacturing and an empirical study , 2007, Expert Syst. Appl..

[31]  Mitsuo Gen,et al.  Optimal design of system reliability using interval programming and genetic algorithms , 1996 .