Design of low power current starved VCO with improved frequency stability
暂无分享,去创建一个
[1] Ali Hajimiri,et al. Concepts and methods in optimization of integrated LC VCOs , 2001, IEEE J. Solid State Circuits.
[2] Franziska Hoffmann,et al. Design Of Analog Cmos Integrated Circuits , 2016 .
[3] Madhusudan Kulkarni,et al. DESIGN OF A LINEAR AND W IDE RANGE CURRENT STARVED VOLTAGE CONTROLLED OSCILLATOR FOR PLL , 2013 .
[4] Ali Hajimiri,et al. Concepts and Methods in Optimization of Integrated , 2001 .
[5] Zoran Stamenkovic,et al. A CMOS Voltage Controlled Ring Oscillator with Improved Frequency Stability , 2010 .
[6] S. D. Pable,et al. Ultra-low-power signaling challenges for subthreshold global interconnects , 2012, Integr..
[7] Kaushik Roy,et al. Robust subthreshold logic for ultra-low power operation , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[8] Kaushik Roy,et al. Low-power design techniques for scaled technologies , 2006, Integr..
[9] Jan M. Rabaey,et al. Ultralow-Power Design in Near-Threshold Region , 2010, Proceedings of the IEEE.
[10] A. Niknejad,et al. A wideband low-phase-noise CMOS VCO , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..
[11] Kaushik Roy,et al. Digital Computation in Subthreshold Region for Ultralow-Power Operation: A Device–Circuit–Architecture Codesign Perspective , 2010, Proceedings of the IEEE.
[12] Wayne P. Burleson,et al. Temperature effects on energy optimization in sub-threshold circuit design , 2009, 2009 10th International Symposium on Quality Electronic Design.
[13] T. D. Loveless,et al. Modeling and Mitigating Single-Event Transients in Voltage-Controlled Oscillators , 2007, IEEE Transactions on Nuclear Science.