Design of Double Gate Vertical MOSFET using Silicon On Insulator (SOI) Technology

Application of symmetric double gate vertical metal oxide semiconductorfield effect transistors (MOSFETs) is hindered by the parasitic overlapcapacitance associated with their layout, which is considerably larger than fora lateral MOSFET on the same technology node. A simple processsimulation has been developed to reduce the parasitic overlap capacitance inthe double gate vertical MOSFETs by using SOI (Silicon on Insulator) inbottom planar surfaces side. The result shows that while channel lengthdecreases, the threshold voltage goes lower, the DIBL rises and subthresholdswing tends to decrease, for both structures. It is noted that the SOI DGVMOSFET structure generally have better performance in SCE controlcompared to bulk vertical MOSFET. The presence of buried oxide is believed to increase the performance of vertical MOSFET, essentially incontrolling the depletion in subthreshold voltage

[1]  L. Risch,et al.  Vertical MOS Transistors with 70nm Channel Length , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[2]  Chenming Hu,et al.  Nanoscale CMOS spacer FinFET for the terabit era , 2002, IEEE Electron Device Letters.

[3]  Steve Hall,et al.  Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance , 2004 .

[4]  W. Lai,et al.  The Vertical Replacement-Gate (VRG) MOSFET: a 50-nm vertical MOSFET with lithography-independent gate length , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[5]  Fumio Horiguchi,et al.  High performance CMOS surrounding gate transistor (SGT) for ultra high density LSIs , 1988, Technical Digest., International Electron Devices Meeting.

[6]  U. Langmann,et al.  Short-channel vertical sidewall MOSFETs , 2001 .

[7]  A. Fox,et al.  Vertical silicon MOSFETs based on selective epitaxial growth , 2000, ASDAM 2000. Conference Proceedings. Third International EuroConference on Advanced Semiconductor Devices and Microsystems (Cat. No.00EX386).

[8]  C. Hu,et al.  Nanoscale CMOS spacer FinFET for the terabit era , 2002 .

[9]  E. Bertagnolli,et al.  ROS: an extremely high density mask ROM technology based on vertical transistor cells , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.