A 6.3 µW 20 bit Incremental Zoom-ADC with 6 ppm INL and 1 µV Offset

A 20-bit incremental ADC for battery-powered sensor applications is presented. It is based on an energy-efficient zoom ADC architecture, which employs a coarse 6-bit SAR conversion followed by a fine 15-bit ΔΣ conversion. To further improve its energy efficiency, the ADC employs integrators based on cascoded dynamic inverters for extra gain and PVT tolerance. Dynamic error correction techniques such as auto-zeroing, chopping and dynamic element matching are used to achieve both low offset and high linearity. Measurements show that the ADC achieves 20-bit resolution, 6 ppm INL and 1 μV offset in a conversion time of 40 ms, while drawing only 3.5 μA current from a 1.8 V supply. This corresponds to a state-of-the-art figure-of-merit (FoM) of 182.7 dB. The 0.35 mm2 chip was fabricated in a standard 0.16 μm CMOS process.

[1]  Lei Wang,et al.  A DC measurement IC with 130 nV/sub pp/ noise in 10 Hz , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[2]  Ian Galton,et al.  Why Dynamic-Element-Matching DACs Work , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  E. Owen.  The elimination of offset errors in dual-slope analog-to-digital converters , 1980 .

[4]  Kofi A. A. Makinwa,et al.  A 6.3µW 20b incremental zoom-ADC with 6ppm INL and 1µV offset , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  P.B. Griffin,et al.  A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays , 2007, 2007 IEEE Symposium on VLSI Circuits.

[6]  Youngcheol Chae,et al.  Low Voltage, Low Power, Inverter-Based Switched-Capacitor Delta-Sigma Modulator , 2009, IEEE Journal of Solid-State Circuits.

[7]  Minho Kwon,et al.  A 2.1 M Pixels, 120 Frame/s CMOS Image Sensor With Column-Parallel $\Delta \Sigma$ ADC Architecture , 2011, IEEE Journal of Solid-State Circuits.

[8]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[9]  Eitake Ibaragi,et al.  A 4-channel 20-to300 Mpixel/s analog front-end with sampled thermal noise below kT/C for digital SLR cameras , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Pieter Rombouts,et al.  A 13.5-b 1.2-V micropower extended counting A/D converter , 2001, IEEE J. Solid State Circuits.

[11]  Chih-Cheng Hsieh,et al.  A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[12]  G.C. Temes,et al.  A low-power 22-bit incremental ADC , 2006, IEEE Journal of Solid-State Circuits.

[13]  Kofi A. A. Makinwa,et al.  A 0.12 mm 2 7.4 μ W Micropower Temperature Sensor With an Inaccuracy of ± 0.2°C (3 Sigma ) From - 30°C to 125°C , 2011, IEEE J. Solid State Circuits.

[14]  J. Silva,et al.  Theory and applications of incremental /spl Delta//spl Sigma/ converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Arthur H. M. van Roermund,et al.  A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.

[16]  Gabor C. Temes,et al.  Circuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization , 1996, Proc. IEEE.

[17]  Youngcheol Chae,et al.  A 1.2V 8.3nJ energy-efficient CMOS humidity sensor for RFID applications , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[18]  Gabor C. Temes,et al.  Theory and applications of incremental ΔΣ converters , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[19]  James D. Plummer,et al.  A High-Resolution Low-Power Incremental $\Sigma\Delta$ ADC With Extended Range for Biosensor Arrays , 2010, IEEE Journal of Solid-State Circuits.

[20]  D.K. Su,et al.  A 0.7-V 870-$\mu$ W Digital-Audio CMOS Sigma-Delta Modulator , 2009, IEEE Journal of Solid-State Circuits.

[21]  E. Dijkstra,et al.  On configurable oversampled A/D converters , 1993 .

[22]  Wilko J. Kindt,et al.  A 140 dB-CMRR Current-Feedback Instrumentation Amplifier Employing Ping-Pong Auto-Zeroing and Chopping , 2010, IEEE Journal of Solid-State Circuits.

[23]  Franco Maloberti,et al.  High-resolution multi-bit second-order incremental converter with 1.5-μV residual offset and 94-dB SFDR , 2012 .

[24]  Franco Maloberti,et al.  An incremental ADC sensor interface with input switch-Less integrator featuring 220-nVrms resolution with ±30-mV input range , 2012, 2012 Proceedings of the ESSCIRC (ESSCIRC).

[25]  Colin Lyden,et al.  An 18 b 12.5 MS/s ADC With 93 dB SNR , 2010, IEEE Journal of Solid-State Circuits.

[26]  Kofi A. A. Makinwa,et al.  A 20-b $\pm$ 40-mV Range Read-Out IC With 50-nV Offset and 0.04% Gain Error for Bridge Transducers , 2012, IEEE Journal of Solid-State Circuits.