A cost effective motion estimation processor LSI using a simple and efficient algorithm

A motion estimation processor LSI has been developed using a simple and efficient algorithm while maintaining the accuracy of full search block matching. Only a single chip is required for performing field and frame real-time motion estimation at half-pel precision. This chip is capable of processing ITU-R601 video sequence for MPEG2 encoding with a 27 MHz clock. >

[1]  Ken D. Sauer,et al.  Efficient block motion estimation using integral projections , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Masahiko Yoshimoto,et al.  A half-pel precision motion estimation processor for NTSC-resolution video , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[3]  Rae-Hong Park,et al.  A Fast Block Matching Algorithm Using Integral Projections , 1987 .