An Automated Design Framework for Floating Point Scientific Algorithms using Field Programmable Gate Arrays (FPGAs) (Abstract Only)

This paper presents a reconfigurable computing environment while addressing the problem of porting High Performance Computing (HPC) applications directly to Field Programmable Gate Arrays (FPGAs)-based architectures. The objectives of this research are developing a comprehensive floating point library of essential functions for scientific applications; demonstrate order of magnitude speedup of reconfigurable computing applications, demonstrating the effectiveness of automated design framework for both development and test of scientific algorithms. The developed framework can be reused in various scientific applications which shares kernel functions. The study of this research has identified an exponential function as a kernel for cellular ophthalmoscopy camera processing, traffic monitoring and light wave simulation. The paper demonstrates 30x speedup of these kernels in three algorithms using its novel architecture and its automated toolset. Exponential kernel generation case study and its flexible hardware implementation on an FPGA has been validated onto a Xilinx LX-100 device and the Nallatech H101-PCIXM FPGA board.

[1]  Austin Roorda,et al.  Real-time eye motion compensation for OCT imaging with tracking SLO , 2012, Biomedical optics express.

[2]  Wayne Luk,et al.  Automating Customisation of Floating-Point Designs , 2002, FPL.

[3]  Peter Gray,et al.  The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Alex K. Jones,et al.  Synthetic circuit generation using clustering and iteration , 2003, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Prithviraj Banerjee,et al.  Overview of a compiler for synthesizing MATLAB programs onto FPGAs , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Alex K. Jones,et al.  Compiler optimizations in the PACT HDL behavioral synthesis tool for ASICs and FPGAs , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..