An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1-mm2

A distributed-gain preamplifier uses averaging to improve resolution by 4 b in differential nonlinearity (DNL) and 2 b in integral nonlinearity (INL) in a flash analog-to-digital converter (ADC). Fabricated in a 0.5-/spl mu/m, triple-metal, single-poly CMOS process, the circuit measures 1.4 mm/spl times/1.4 mm including a bandgap and a sample-and-hold (SH), while the ADC itself occupies 1-mm/sup 2/. At a conversion rate of 50-MS/s the ADC dissipates 170 mW, the SH dissipates 70 mW, and the untrimmed ADC-plus-SH exhibits 54 dB S/(N+D) with a 12-MHz 90% full-scale input.

[1]  R. J. van de Plassche,et al.  A high-speed 7 bit A/D converter , 1979 .

[2]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[3]  K. Kattmann,et al.  A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Akira Matsuzawa,et al.  A 10-b 20-MHz 30-mW pipelined interpolating CMOS ADC , 1993 .

[5]  Asad A. Abidi,et al.  A 10-b, 75-MHz two-stage pipelined bipolar A/D converter , 1993 .

[6]  Masaki Ishida,et al.  A 10-b 100-Msample/s pipelined subranging BiCMOS ADC , 1993 .

[7]  K. Hirata,et al.  A 10 b 50 MHz pipelined CMOS A/D converter with S/H , 1993 .

[8]  Toshio Kumamoto,et al.  A 10 bit 20 MS/s 3 V supply CMOS A/D converter , 1994 .

[9]  D.J. Allstot,et al.  CMOS folding ADCs with current-mode interpolation , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[10]  C. W. Moreland.  An 8b 150 MSample/s serial ADC , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[11]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[12]  Frank Murden,et al.  12b 50MSample/s two-stage A/D converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[13]  Bang-Sup Song,et al.  A 13-b 10-Msample/s ADC digitally calibrated with oversampling delta-sigma converter , 1995, IEEE J. Solid State Circuits.

[14]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[15]  Bram Nauta,et al.  A 70 MSample/s 110 mW 8 b CMOS folding interpolating A/D Converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[16]  M. Yotsuyanagi,et al.  A 2 V, 10 b, 20 Msample/s, mixed-mode subranging CMOS A/D converter , 1995 .

[17]  Bang-Sup Song,et al.  A 10-b 20-Msample/s low-power CMOS ADC , 1995, IEEE J. Solid State Circuits.

[18]  L. Singer,et al.  A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[19]  Hae-Seung Lee,et al.  A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[20]  Ardie G. W. Venes,et al.  An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .

[21]  Kwang Young Kim,et al.  A 10-b, 100-MS/s CMOS A/D converter , 1997 .

[22]  T. Brooks,et al.  A 16b /spl Sigma//spl Delta/ pipeline ADC with 2.5 MHz output data-rate , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[23]  Stephen H. Lewis,et al.  A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiers , 1997, IEEE J. Solid State Circuits.