论文信息 - Development of multilayer process with upper wiring layer for HTS circuit application - 字舞流文

Development of multilayer process with upper wiring layer for HTS circuit application

K. Tanabe | U. Kawabe | Y. Tarutani | S. Adachi | Y. Ishimaru | H. Wakana | M. Ogura | K. Nakayama | O. Horibe

[1] Keiichi Tanabe,et al. Fabrication of HTS long-JTL circuits on La-YBCO ground plane , 2005 .

[2] K. Tanabe,et al. New type of SFQ-dc converter for use in oxide circuits , 2004 .

[3] K. Tanabe,et al. High-speed operation of quasi-one junction superconducting quantum interference device based on high-Tc multilayer technology , 2004 .

[4] K. Tanabe,et al. Evaluation of fabrication process for interface-modified ramp-edge junctions , 2003 .

[5] Masahiro Horibe,et al. Fabrication of interface-modified ramp-edge junction on YBCO ground plane with multilayer structure , 2003 .

[6] A. Tsukamoto,et al. Fabrication of HTS ramp-edge junctions with surface-modified barriers and a ground plane , 2002 .

[7] T. Nagano,et al. Current transport in interface-engineered high-Tc Josephson junctions , 2002 .

[8] Jiro Yoshida,et al. Characteristics of interface-engineered Josephson junctions using a YbBa2Cu3Oy counterelectrode layer , 2001 .

[9] H. Terai,et al. Direct-injection high-Tc dc-SQUID with an upper YBa2Cu3O7−x ground plane , 1997 .

[10] H. Adrian,et al. CeO2: An alternative insulator material for superconducting field effect devices , 1994 .