Power-constrained high-frequency circuits for the IBM POWER6 microprocessor

The IBM POWER6™ microprocessor is a high-frequency (>5-G Hz) microprocessor fabricated in the IBM 65-nm silicon-on-insulator (SOI) complementary metal-oxide semiconductor (CMOS) process technology. This paper describes the circuit, physical design, clocking, timing, power, and hardware characterization challenges faced in the pursuit of this industry-leading frequency. Traditional high-power, high-frequency techniques were abandoned in favor of more-power-efficient circuit design methodologies. The hardware frequency and power characterization are reviewed.

[1]  D. Mocuta,et al.  High performance 65 nm SOI technology with dual stress liner and low capacitance SRAM cell , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[2]  Xiao Yan Yu,et al.  A 5GHz+ 128-bit Binary Floating-Point Adder for the POWER6 Processor , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[3]  Leonid Sigal,et al.  4GHz+ low-latency fixed-point and binary floating-point execution units for the POWER6 processor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[4]  R. Engelbrecht,et al.  DIGEST of TECHNICAL PAPERS , 1959 .

[5]  Dave Thomas,et al.  IBM POWER6 microprocessor physical design and design methodology , 2007, IBM J. Res. Dev..

[6]  K.A. Jenkins,et al.  A clock distribution network for microprocessors , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[7]  Gregory A. Northrop,et al.  IBM eServer z900 high-frequency microprocessor technology, circuits, and design methodology , 2002, IBM J. Res. Dev..

[8]  P.J. Restle,et al.  A 5GHz Duty-Cycle Correcting Clock Distribution Network for the POWER6 Microprocessor , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[9]  J. Petrovick,et al.  The circuit and physical design of the POWER4 microprocessor , 2002, IBM J. Res. Dev..

[10]  P.J. Restle,et al.  Timing uncertainty measurements on the Power5 microprocessor , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[11]  Yuen H. Chan,et al.  IBM POWER6 SRAM arrays , 2007, IBM J. Res. Dev..