The MasPar MP-1 architecture is described. It is a massively parallel SIMD machine with the following key characteristics: scalable architecture in terms of the number of processing elements, system memory, and system communication bandwidth; reduced-instruction-set-computer-like instruction set design which leverages optimizing compiler technology; adherence to industry-standard floating point formats, specifically VAX and IEEE floating point; and an architectural design amenable to a VLSI implementation. The architecture provides not only high computational capability, but also a mesh and global interconnect style of communication. The computational model and subsystems of the MP-1, including the interconnection mechanisms, are described.<<ETX>>
[1]
Charles M. Fiduccia,et al.
Efficient scan operators for bit-serial processor arrays
,
1988,
Proceedings., 2nd Symposium on the Frontiers of Massively Parallel Computation.
[2]
R. Grondalski,et al.
A VLSI chip set for a massively parallel architecture
,
1987,
1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[3]
W. Daniel Hillis,et al.
The connection machine
,
1985
.
[4]
Kenneth E. Batcher,et al.
Design of a Massively Parallel Processor
,
1980,
IEEE Transactions on Computers.
[5]
S. F. Reddaway.
DAP—a distributed array processor
,
1973,
ISCA 1973.