Implementation of Digital Electronic Arithmetics and its application in image processing

In this paper we introduce new algorithm implementations of a new parametric image processing framework that will accurately process images and speed up computation for addition, subtraction, and multiplication. Its potential applications include computer graphics, digital signal processing and other multimedia applications. This Parameterized Digital Electronic Arithmetic (PDEA) model replaces linear operations with non-linear ones. The implementation of a parameterized model is presented. We also present the design of arithmetic circuits including parallel counters, adders and multipliers based in two high performance threshold logic gate implementations that we have developed. We will also explore new microprocessor architectures to take advantage of arithmetic. The experiments executed have shown that the algorithm provides faster and better enhancements from those described in the literature. The FPGA chips used is Spartan 3E from Xilinix. The critical length in the circuit implemented on the FPGA had the minimum period for the proposed subsystem is 10.209ns (maximum frequency 97.957MHz). Maximum power consumed is 2.4mW using 32nm process and we used parallelism and reuse of the Hardware components to accomplish and speed up the process.

[1]  Reto Zimmermann.  Computer Arithmetic: Principles, Architectures, and VLSI Design , 1999 .

[2]  Jean-Charles Pinoli,et al.  A model for logarithmic image processing , 1988 .

[3]  Maryellen L. Giger,et al.  Evaluating the EM algorithm for image processing using a human visual fidelity criterion , 1991, [Proceedings] ICASSP 91: 1991 International Conference on Acoustics, Speech, and Signal Processing.

[4]  D.J. Granrath,et al.  The role of human visual models in image processing , 1981, Proceedings of the IEEE.

[5]  John N. Coleman,et al.  A 32 bit logarithmic arithmetic unit and its performance compared to floating-point , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[6]  Jr. Thomas G. Stockham,et al.  Image processing in the context of a visual model , 1972 .

[7]  M. Jourlin,et al.  Logarithmic image processing: The mathematical and physical framework for the representation and processing of transmitted images , 2001 .

[8]  Abdullah Çavusoglu,et al.  A fast fingerprint image enhancement algorithm using a parabolic mask , 2008, Comput. Electr. Eng..

[9]  D. Myers.  Digital Signal ProcessingEfficient Convolution and Fourier Transform Techniques , 1990 .

[10]  Earl E. Swartzlander,et al.  VLSI Signal Processing Technology , 1997 .

[11]  Christian Piguet.  Ultra-low-power digital design , 1996 .

[12]  Jean-Charles Pinoli,et al.  A general comparative study of the multiplicative homomorphic, log-ratio and logarithmic image processing approaches , 1997, Signal Process..

[13]  Mustafa Gök,et al.  Integer squarers with overflow detection , 2008, Comput. Electr. Eng..

[14]  Hamid Sarbazi-Azad,et al.  Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression , 2005, Comput. Electr. Eng..

[15]  Bor-Shenn Jeng,et al.  Background subtraction based on logarithmic intensities , 2002, Pattern Recognit. Lett..

[16]  J. Michel,et al.  Logarithmic image processing: additive contrast, multiplicative contrast, and associated metrics , 2001 .

[17]  David Marr,et al.  VISION A Computational Investigation into the Human Representation and Processing of Visual Information , 2009 .

[18]  Kayo Suzuki,et al.  HD/SHD still image database system and image distribution in broadband network applications , 2008, Comput. Electr. Eng..

[19]  Alireza Zolghadr-E-Asli,et al.  An effective method for still image compression/decompression for transmission on PSTN lines based on modifications of Huffman coding , 2004, Comput. Electr. Eng..

[20]  A. Kepkep,et al.  A fully pipelined programmable real-time (3/spl times/3) image filter based on capacitive threshold-logic gates , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.